

## UNIT - I

### Introduction:

\* The operational Amplifier most commonly referred as op-Amp was introduced in 1940's. The first op-Amp was designed in 1948 using vacuum tubes. In those days, it was used in analog computers to perform variety of mathematical operations such as addition, subtraction, multiplication etc. The op-Amp is capable of performing mathematical operation. It has been given name op-Amp due to use of vacuum tubes.

\* The CKT design becomes very simple. The variety of useful circuits can be built without necessity of knowing about complex internal circuitries. Moreover IC, OP-Amp's are in expensive take up less space and consume less power.

### Advantages of IC:

1. Low Cost
2. Small Size
3. Versatility
4. Flexibility
5. Dependability

## Application of IC's:

1. Process Control used IC's.

2. Communications.

3. Computers


4. Power and Signal

5. Display and Meaningful measuring System.

6. The OP-Amp is basically building block of all OP-Amp. Thus let us study Diff. Amp and the supporting CKTs.

## Basics of Differential Amplifier

Def: The Diff. Amp amplifies difference between two input voltage signals. It is also called Differential Amplifier.



$$v_0 \propto (v_1 - v_2)$$

$$v_0 = A_d (v_1 - v_2)$$

where  $A_d \rightarrow$  Diff. Gain

$$v_d \rightarrow v_1 - v_2.$$

$$v_0 = A_d v_d$$

Where  $v_d \rightarrow$  Diff. B/w two i/p signals

$$A_d = \frac{V_o}{V_d} \quad (\because A_d = \frac{V_o}{V_{in}})$$

$$A_d = 20 \log_{10} (A_d) \text{ in dB}$$

$$\text{or} \quad \text{diff p.v. diff} = 20 \log_{10} \left( \frac{V_o}{V_{in}} \right) \text{ in dB}$$

COMMON MODE GAIN:

\* Suppose if we apply two i/p voltages which are equal in all domains then ideally the o/p vltg  $V_o = (V_1 - V_2)A_d$  inf. zero.

\* It is practically not possible. The practical Diff. Amp not only depends on diff. vltg but also depends on Avg. common level of three i/p's.

\* Such an Avg. level of two i/p's called Common Mode Signal and it is denoted by  $V_c$

$$V_c = \frac{V_1 + V_2}{2}$$

The gain with which it amplifies common mode signal to produce o/p is called common mode gain of Amp. It is denoted as

$$V_o \propto V_c$$

$$V_o = A_c \cdot V_c$$

$A_c \rightarrow$  common mode gain

If  $V_1 = V_2$ , There exist infinite o/p. Such common mode gain

## Common Mode Rejection Ratio:

### Definition:

The Ability of differential Amplifier to reject a common mode signal is expressed by a ratio CMRR.

It is defined as a ratio of Dif. Vltg gain to Common Mode Vltg gain.

$CMRR = \rho = \frac{Ad}{Ac}$  Ideally, Common mode Vltg gain zero. Hence the Ideal value of CMRR is Infinite.

$$V_o = Ad V_d + Ac V_c$$

$$= Ad V_d \left[ 1 + \frac{Ac V_c}{Ad V_d} \right] = V_o$$

$$= Ad V_d \left[ 1 + \frac{1}{CMRR} \frac{V_c}{V_d} \right]$$

### features of Diff. Amp:

1. High Diff. Vltg gain

2. Low Common Mode Gain

3. High CMRR.

4. Two i/p terminals.

5. High i/p Impedance.

6. Large Bl.

7. Low offset vltgs & Currents.

8. Low o/p impedance.

Transistorized Diff. Amp:

\* The CKT contains two i/p signals.

there is no o/p

Terminal will be GND

Then CKT called

Dual i/p balanced o/p

Diff. Amp.

It can be classified into 4 types depending on i/p & o/p's

1. Dual i/p balanced o/p Diff. Amp

2. Dual i/p unbalanced o/p Diff. Amp

3. Single i/p balanced o/p Diff. Amp.

4. Single i/p unbalanced o/p Diff. Amp.

Dual i/p balanced o/p Diff. Amp

The operation of ck in 2 modes


1. Differential Mode operation

2. Common Mode operation

## Differential Mode operation:

The Difference o/p  $v_o$ .

is twice as large as  
signal v<sub>itg</sub> from either  
Collector to ground.



## COMMON MODE OPERATION:


\* In this Common Mode it

introduce -ve FB this  
-ve FB reduce common

Mode Gain

\* In Common mode o/p

$v_{itg}$  becomes zero



Note: In Common Mode Ideally Diff. o/p

is equal to zero.

$$v_{S1} = v_{S2}$$

Dual Input unbalanced output differential Amplifier

\* If signal is given to both input terminal called Dual Input. Called balanced


\* If o/p is taken between two collectors called balanced

Output (or) Double Ended o/p.

\* If o/p is taken b/w one collector with respect to grounded called unbalanced o/p (or) single ended o/p.

Single Input balanced output Differential Amplifier

\* If signal is given to only one input terminal and other terminal is grounded is called single ended o/p.



# DC Analysis of Differential Amplifier

\* DC Analysis means operating point values that means,  $I_{CQ}$ ,  $V_{CEQ}$  for Transistors used. The supply voltages are DC and ifp signals are AC.

\* So DC Equivalent CKT can be obtained by simply reading that ifp AC signal to zero.


\* The DC Equivalent CKT given by.

Assume  $R_{S1} = R_{S2} = R_S$ .

1. Two Transistor  $Q_1$  and  $Q_2$  are same characteristics

2.  $R_{E1} = R_{E2}$  hence  $R_E = R_{E1}||R_{E2}$

3.  $|V_{CC}| = |V_{EE}|$



Calculation of  $I_{CQ}$ :

Apply KVL to base emitter loop of  $Q_1$  Transistor

$$-I_B R_S - V_{BE} - 2I_E R_E + V_{EE} = 0$$

$$\text{W.K.T } I_C = \beta I_B \quad \text{and} \quad I_C \approx I_E$$

$$\beta = \frac{I_E}{I_B}$$

$$-\frac{I_E R_S}{\beta} - V_{BE} - 2I_E R_E + V_{EE} = 0$$

$$-I_E \left( \frac{R_S}{\beta} + 2R_E \right) - V_{BE} + V_{EE} = 0$$

$$V_{EE} - V_{BE} = I_E \left( \frac{R_s}{\beta} + 2R_E \right)$$

$$I_E = \frac{V_{EE} - V_{BE}}{\frac{R_s}{\beta} + 2R_E}$$

Generally  $\frac{R_s}{\beta} \ll 2R_E$

$$I_E = \frac{V_{EE} - V_{BE}}{2R_E}$$

from this Eqn.

1.  $R_E$  determines emitter current of  $Q_1$  and  $Q_2$  for known value of  $V_{EE}$

2. The emitter current  $Q_1$  and  $Q_2$  is independent of

Collector Resistance ( $R_C$ )

$$I_E = I_{CQ} = \frac{V_{EE} - V_{BE}}{\frac{R_s}{\beta} + 2R_E} \quad \text{or} \quad \frac{V_{EE} - V_{BE}}{2R_E}$$

Calculation of  $V_{CEQ}$ :

$$I_E \approx I_C$$

\* If we know "I<sub>E</sub>"  $V_C = V_{CC} - I_C R_C$ .

\* Neglecting drop across "R<sub>s</sub>" the voltage at emitter  $Q_1$  is approximately equal to  $-V_{BE}$ . Hence Collector to Emitter voltage is  $V_{CE} = V_C - V_E$

$$= V_{CC} - I_C R_C - (-V_{BE})$$

$$V_{CE} = V_{CEQ} = V_{CC} + V_{BE} - I_C R_C$$

\* Hence  $I_E = I_C = I_{CQ}$  while  $V_{CE} = V_{CEQ}$ .

Neglect drop across "R<sub>s</sub>" the voltage at Emitter of Q<sub>1</sub> is approximately equal to  $-V_{BE}$ . Hence collect to emitter voltage  $V_{EC} = V_C - V_E$

$$= V_{CC} - I_C R_C - (-V_{BE})$$

$$= V_{CC} + V_{BE} - I_C R_C.$$

$I_E = I_C = I_{CQ}$  while  $V_{CE} = V_{CQE}$

\* for given values of  $V_{CC}$  and  $V_{EE}$

\* The sign of  $V_{EE}$  is already considered to be Negative. There is no need to place negative sign to solve problem.

Common Mode Gain:

The magnitude of both ac o/p signals is  $V_s$  and there are in phase with each other. Hence differential mode o/p  $V_c$  is Avg. value of 2 o/p signals.

$$V_c = \frac{V_1 + V_2}{2} \quad V_c = V_s.$$

The o/p voltage given by


$$V_o = A_c V_c$$

$$= A_c V_s$$

$$A_c = \frac{V_o}{V_s}$$


\* The both Emitter Currents  $I_{E1}$  and  $I_{E2}$  is  $I_{E1} = I_{E2} = I_E$ .  
flow through  $R_E$  in same direction. Hence total current flow through  $R_E$  is  $2I_E$ .

\* As current through  $R_E$  is  $2I_E$  for simplicity of derivation current can be assumed to be  $I_B$  is and Emitter Effective



\* So current through  $R_C$  = load current ( $I_L$ ). Effective length Emitter resistance =  $2R_E$ .

Current through Emitter Resistance ( $I_E$ ) =  $I_L + I_B$ .



The Current through  $h_{oe}$  =  $I_L - h_{fe} I_B$ .

Apply KVL to i/p loop

$$-I_B R_s - I_B h_{ie} - 2R_E (I_L + I_B) + v_s = 0$$

$$v_s = I_B [R_s + h_{ie} + 2R_E] + I_L (2R_E) \quad \text{--- (1)}$$

W.K.T

$$v_o = -I_L R_C$$

The negative sign due to direction of current KVL to o/p

$$-\frac{(I_L - h_{fe} I_B)}{h_{oe}} - 2R_E (I_L + I_B) - I_L R_C = 0$$

$$-\frac{I_L}{h_{oe}} + \frac{h_{fe} I_b}{h_{oe}} - 2R_E I_L - 2R_E I_b - I_L R_C = 0$$

$$I_b \left( \frac{h_{fe}}{h_{oe}} - 2R_E \right) - I_L \left( \frac{1}{h_{oe}} + 2R_E + R_C \right) = 0.$$

$$I_b \left( \frac{h_{fe}}{h_{oe}} - 2R_E \right) = I_L \left( \frac{1}{h_{oe}} + 2R_E + R_C \right)$$

$$I_b \left[ \frac{h_{fe} - 2R_E h_{oe}}{h_{oe}} \right] = I_L \left[ \frac{1 + 2R_E h_{oe} + R_C h_{oe}}{h_{oe}} \right]$$

$$\frac{I_L}{I_b} = \frac{h_{fe} - 2R_E h_{oe}}{1 + (2R_E - R_C) h_{oe}}. \quad \text{--- (2)}$$

Sub (2) in (1)

$$I_b = \frac{I_L [1 + (2R_E - R_C) h_{oe}]}{h_{fe} - 2R_E h_{oe}} \quad \text{--- (3)}$$

$$V_S = \frac{I_L [1 + (2R_E + R_C) h_{oe}] (R_S + h_{ie} + 2R_E)}{h_{fe} - 2R_E h_{oe}} + I_L (2R_E)$$

Find LCM

$$\frac{V_S}{I_L} = \frac{1 + h_{oe} [2R_E + R_C] [R_S + h_{ie} + R_E(2)] + 2R_E [h_{fe} - 2R_E h_{oe}]}{h_{fe} - 2R_E h_{oe}}$$

$$= 2R_E [1 + h_{fe}] + R_S [1 + 2R_E h_{oe}] + h_{ie} [1 + 2R_E h_{oe}] + h_{oe} R_C \\ \frac{[2R_E + R_S + h_{ie}]}{h_{fe} - 2R_E h_{oe}}$$

Neglect  $h_{oe} R_C \ll 1$ .

$$\frac{V_s}{I_L} = \frac{2R_E(1+h_{fe}) + (1+2R_E h_{oe})(R_s + h_{ie})}{h_{fe} - 2R_E h_{oe}}$$

Substitute value of  $I_L$  in " $V_o$ ".

$$V_o = -I_L R_c$$

$$= \frac{-V_s (h_{fe} - 2R_E h_{oe}) R_c}{2R_E (1+h_{fe}) + (1+2R_E h_{oe})(R_s + h_{ie})}$$

### Common Mode Gain

$$A_C = \frac{V_o}{V_c}$$

$$= \frac{-V_s (h_{fe} - 2R_E h_{oe}) R_c}{V_s [2R_E (1+h_{fe}) + (1+2R_E h_{oe})(R_s + h_{ie})]}$$

Neglect  $h_{oe}$  than  $A_C$ .

$$A_C = \frac{-h_{fe} R_c}{2R_E (1+h_{fe}) + R_s + h_{ie}}$$

→ Exp. for Common Mode Gain.

Common Mode Rejection Ratio:  
The Ratio of Differential gain to common Mode gain

$$CMRR = \left| \frac{A_d}{A_c} \right|$$

$$= \frac{h_{fe} R_c}{R_s + h_{ie}} \times \frac{(R_s + h_{ie}) + 2R_E (1+h_{fe})}{-h_{fe} R_c}$$

$$= \frac{(R_s + h_{ie}) + (2R_E (1+h_{fe}))}{R_s + h_{ie}}$$

## Differential Input Resistance:

If it is equivalent resistance between one of o/p and ground then other o/p terminal grounded.

$$R_i = \frac{V_s}{I_b}$$

W.K.T

$$I_b = \frac{V_s}{2(R_s + h_{ie})}$$

from Diff. Gain KVL o/p loop

$$\frac{V_s}{I_b} = 2[R_s + h_{ie}]$$

$$R_i = 2(R_s + h_{ie})$$

## Output Impedance:

It is defined equivalent resistance between one of o/p terminals with respect to ground. From CKT resistance between the o/p terminals with respect to ground is  $R_o$ .

$$R_o = R_c$$

For all configurations  $R_o = R_c$ .


DC - Coupling Cascaded Differential Amplifier Stages;

## Level Translator:


\* Because of direct coupling dc level rises from stage increases for AC level then tends for shift operating point of next stage.

Hence o/p voltage swing may be distorted and o/p will be minimized


The o/p should have Quiescent [Q point] voltage of zero will be i/p signal.



fig(1)



fig(2)



fig(3)

$$v_o - v_{in} = -v_{BE} = -0.7 \text{ V}$$

$$v_o - v_{in} = -(v_B + I_{R_1})$$

## features of Level Translator:




1. Wide Supply voltage Range.
2. Low propagation delay
3. Low power Suspended Mode
4. Auto Direction Sensing
5. Three State O/p operation
6. Over Voltage Tolerance option

## Applications:

1. Cell phones
2. LCD TV
3. personal Computing

9

Dual Input Balanced Output Differential Amplifier:



For loop 1:  $V_{in1} - R_{in1} I_{b1} - i_{e1} \pi_e - R_E (i_{e1} + i_{e2}) = 0$

for loop 2:  $V_{in2} - R_{in2} I_{b2} - i_{e2} \pi_e - R_E (i_{e1} + i_{e2}) = 0$

$$I_b = I_e / \beta_{ac}$$

$$I_e = I_c$$

$$I_c = \beta I_b$$

$$V_{in1} - R_{in1} \frac{I_{e1}}{\beta_{ac}} - i_{e1} \pi_e - R_E (i_{e1} + i_{e2}) = 0$$

$$V_{in2} - R_{in2} \frac{I_{e2}}{\beta_{ac}} - i_{e2} \pi_e - R_E (i_{e1} + i_{e2}) = 0$$

$$V_{in1} = i_{e1} \left( \frac{R_{in1}}{\beta_{ac}} + \pi_e + R_E \right) + i_{e2} R_E$$

$$V_{in2} = i_{e2} \left( \frac{R_{in2}}{\beta_{ac}} + \pi_e + R_E \right) + i_{e1} R_E$$

$R_{in1}$  and  $R_{in2}$  are very small values here neglected.

$$V_{in1} = i_{e1} (\pi_e + R_E) + i_{e2} R_E$$

$$V_{in2} = i_{e2} (\pi_e + R_E) + \pi_{e1} R_E$$

$$\begin{bmatrix} \pi_e + R_E & R_E \\ R_E & \pi_e + R_E \end{bmatrix} \begin{bmatrix} i_{e1} \\ i_{e2} \end{bmatrix} = \begin{bmatrix} V_{in1} \\ V_{in2} \end{bmatrix}$$

$$i_{e1} = \frac{\begin{bmatrix} V_{in1} & R_E \\ V_{in2} & R_E + \pi_e \end{bmatrix}}{\begin{bmatrix} \pi_e + R_E & R_E \\ R_E & \pi_e + R_E \end{bmatrix}} = \frac{V_{in1}(\pi_e + R_E) - V_{in2}R_E}{(\pi_e + R_E)^2 - R_E^2}$$

$$i_{e2} = \frac{\begin{bmatrix} \pi_e + R_E & V_{in1} \\ R_E & V_{in2} \end{bmatrix}}{\begin{bmatrix} \pi_e + R_E & R_E \\ R_E & \pi_e + R_E \end{bmatrix}} = \frac{V_{in2}(\pi_e + R_E) - V_{in1}R_E}{(\pi_e + R_E)^2 - R_E^2}$$

$$V_o = V_{C2} - V_{C1}$$

$$= -R_C i_{e2} - (-R_C i_{C1})$$

$$= -R_C i_{e2} + R_C i_{e1}$$

$$V_o = R_C \left( \frac{V_{in1}(\pi_e + R_E) - R_E V_{in2}}{\pi_e^2 + 2R_E \pi_e} - \frac{V_{in2}(\pi_e + R_E) - V_{in1}R_E}{\pi_e^2 + 2R_E \pi_e} \right)$$

$$= R_C \left( \frac{(V_{in1} - V_{in2})(\pi_e + 2R_E)}{\pi_e(\pi_e + 2R_E)} \right) = \frac{R_C}{\pi_e} (V_{id}).$$

$$A = \frac{V_o}{V_{id}} = \frac{R_C}{\pi_e}$$

Input Resistance:

$$R_{i1} = \frac{V_{in1}}{i_{b1}} \quad | V_{in2} = 0.$$

$$R_{i1} = \frac{V_{in1}}{i_{e1}/\beta_{ac}} \quad | V_{in2} = 0.$$

$$= \frac{\beta_{ac} V_{in1}}{i_{e1}}$$

$$= \frac{\beta_{ac} V_{in1}}{\frac{(r_e + R_E) V_{in1} - R_E V_{in2}}{(r_e + R_E)^2 - R_E^2}} \quad | V_{in2} = 0.$$

$$= \frac{\beta_{ac} V_{in1} (r_e + R_E)^2 - R_E^2}{(r_e + R_E) V_{in1}} = \frac{\beta_{ac} (r_e + 2R_E) r_e}{r_e + R_E}$$

$$R_E \gg r_e \quad \text{so } (r_e + 2R_E) \approx 2R_E$$

$$(r_e + R_E) \approx R_E$$

$$R_{i1} = \frac{\beta_{ac} r_e 2R_E}{R_E} = 2\beta_{ac} r_e.$$

$$R_{i2} = \frac{V_{in2}}{i_{b2}} \quad | V_{in1} = 0$$

$$= \frac{\beta_{ac} V_{in2}}{\frac{(r_e + R_E) V_{in2} - R_E V_{in1}}{r_e^2 + 2r_e R_E}} \quad | V_{in1} = 0$$

$$R_{i2} = \frac{\beta_{ac} V_{in2} r_e (r_e + 2R_E)}{(r_e + R_E) V_{in2}}$$

$$R_{i_2} = \frac{\beta_{ac} r_e (\pi_e + 2R_E)}{(\pi_e + R_E)}$$



$$R_{i_2} = \frac{\beta_{ac} r_e 2R_E}{R_E} \approx \beta_{ac} r_e$$

Output Resistance:

It is defined as equivalent resistance that would be measured at either of o/p terminal w.r.t ground. Therefore the o/p resistance  $R_{o_1}$  measured b/w the collector  $C_1$  and ground and equal to  $R_C$ . Thus  $R_{o_2}$  measured at  $C_2$  w.r.t equal to  $R_C$ . Thus

$$R_{o_1} = R_{o_2} = R_C$$

Dual Input      Unbalanced Output      Differential Amplifier



$$\text{for loop 1 : } V_{in_1} - R_{in_1} i_{b1} - \pi_e i_{e1} - R_E (i_{e1} + i_{e2}) = 0$$

$$V_{in_2} - R_{in_2} i_{b2} - \pi_e i_{e2} - R_E (i_{e1} + i_{e2}) = 0.$$

$$i_{b1} = \frac{i_{e1}}{\beta_{ac}} \quad i_{b2} = \frac{i_{e2}}{\beta_{ac}}$$

$$V_{in_1} = i_{e1} \left[ \frac{R_{in_1}}{\beta_{ac}} + \pi_e + R_E \right] + R_E i_{e2}.$$

$$V_{in_2} = i_{e2} \left[ \frac{R_{in_2}}{\beta_{ac}} + \pi_e + R_E \right] + R_E i_{e1}.$$

$$\begin{bmatrix} V_{in_1} \\ V_{in_2} \end{bmatrix} = \begin{bmatrix} \pi_e + R_E & R_E \\ R_E & \pi_e + R_E \end{bmatrix} \begin{bmatrix} i_{e1} \\ i_{e2} \end{bmatrix}$$

$$i_{e1} = \frac{\begin{bmatrix} V_{in_1} & R_E \\ V_{in_2} & R_E + \pi_e \end{bmatrix}}{\begin{bmatrix} \pi_e + R_E & R_E \\ R_E & \pi_e + R_E \end{bmatrix}} = \frac{V_{in_1} (\pi_e + R_E) - V_{in_2} R_E}{(\pi_e + R_E)^2 - R_E^2}$$

$$i_{e2} = \frac{\begin{bmatrix} \pi_e + R_E & V_{in_1} \\ R_E & V_{in_2} \end{bmatrix}}{\begin{bmatrix} \pi_e + R_E & R_E \\ R_E & \pi_e + R_E \end{bmatrix}} = \frac{V_{in_2} (\pi_e + R_E) - V_{in_1} R_E}{(\pi_e + R_E)^2 - R_E^2}$$

$$V_o = -R_C i_{C2} = -R_C i_{e2}.$$

$$V_o = -R_C \left[ \frac{V_{in_2} (\pi_e + R_E) - V_{in_1} R_E}{\pi_e^2 + 2R_E \pi_e} \right]$$

$$= \frac{+R_C}{\pi_e} \left[ \frac{V_{in_2} (R_E) - V_{in_1} (R_E)}{2R_E} \right]$$

$$V_o = \frac{R_c}{r_e} \left[ \frac{V_{in_1} R_E - V_{in_2} R_E}{2 R_E} \right]$$

$$= \frac{R_c R_E}{2 r_e R_E} \left[ \frac{V_{in_1} - V_{in_2}}{2 R_E} \right]$$

$$= \frac{R_c}{2 r_e} V_{id}$$

$$\boxed{\frac{V_o}{V_{id}} = \frac{R_c}{2 r_e} = A}$$

Input Resistance:

$$R_{i_1} = \frac{V_{in_1}}{i_{b1}} \quad \left| \begin{array}{l} \\ V_{in_2} = 0 \end{array} \right.$$

$$R_{i_1} = \frac{V_{in_1}}{i_{e1} / \beta_{ac}} \quad \left| \begin{array}{l} V_{in_2} = 0 \\ \quad \quad \quad = \frac{\beta_{ac} V_{in_1}}{i_{e1}} \quad \left| \begin{array}{l} \\ V_{in_2} = 0 \end{array} \right. \end{array} \right.$$

$$= \frac{V_{in_1} \beta_{ac} (r_e + 2 R_E r_e)}{V_{in_1} (r_e + R_E) - V_{in_2} R_E \quad \left| \begin{array}{l} V_{in_2} = 0 \end{array} \right.}$$

$$= \frac{\beta_{ac} r_e (r_e + 2 R_E)}{(r_e + R_E)}$$

$$= \frac{\alpha \beta_{ac} r_e R_E}{R_E} = \alpha \beta_{ac} r_e$$

$$R_{i_2} = \frac{V_{in_2}}{i_{b2}} \quad \left| \begin{array}{l} \\ V_{in_1} = 0 \end{array} \right.$$

$$= \frac{V_{in_2} \beta_{ac}}{i_{e1}} \quad \left| \begin{array}{l} V_{in_1} = 0 \\ \quad \quad \quad = \frac{V_{in_2} \beta_{ac} (r_e^2 + 2 R_E r_e)}{V_{in_2} (r_e + R_E) - V_{in_1} R_E \quad \left| \begin{array}{l} V_{in_1} = 0 \end{array} \right.} \end{array} \right.$$

$$R_{i2} = \frac{V_{in2} \beta ac \pi e (\pi e + 2R_E)}{V_{in2} (\pi e + R_E)}$$




$$= \frac{\beta ac \pi e 2R_E}{R_E} = 2\pi e \beta ac$$

Output resistance:

\* The o/p resistance measured at  $C_2$  w.r.t. GND and equal to collector Resistor  $R_c$ .

$$R_o = R_c$$

Single Input, Balanced output, Differential Amp



$$\text{Loop 1: } V_{in1} - R_{in1} i_{b1} - \pi e i_{e1} - R_E i_{e2} = 0$$

$$\text{Loop 2: } V_{in1} - R_{in1} i_{b1} - \pi e i_{e1} - \pi e i_{e2} = 0$$

$$V_{in1} - \frac{R_{in1} i_{e1}}{\beta_{ac}} - g_e i_{e1} - R_E (i_{e1} + i_{e2}) = 0$$

$$V_{in2} - \frac{R_{in2} i_{e1}}{\beta_{ac}} - g_e i_{e1} - g_e i_{e2} = 0.$$

$$V_{in1} - r_e i_{e1} - R_E (i_{e1} - i_{e2}) = 0$$

$$V_{in1} - g_e i_{e1} - g_e i_{e2} = 0.$$

$$\begin{bmatrix} g_e + R_E & -R_E \\ g_e & g_e \end{bmatrix} \begin{bmatrix} i_{e1} \\ i_{e2} \end{bmatrix} = \begin{bmatrix} V_{in1} \\ V_{in2} \end{bmatrix}$$

$$i_{e1} = \frac{\begin{bmatrix} V_{in1} & -R_E \\ V_{in1} & g_e \end{bmatrix}}{\begin{bmatrix} g_e + R_E & -R_E \\ g_e & g_e \end{bmatrix}} = \frac{V_{in1} g_e + V_{in1} R_E}{r_e(g_e + R_E) + R_E g_e}$$

$$i_{e2} = \frac{\begin{bmatrix} g_e + R_E & V_{in1} \\ g_e & V_{in1} \end{bmatrix}}{\begin{bmatrix} g_e + R_E & -R_E \\ g_e & g_e \end{bmatrix}} = \frac{(g_e + R_E) V_{in1} - r_e V_{in1}}{r_e(g_e + R_E) + R_E g_e}$$

$$i_{e2} = \frac{V_{in1} R_E}{r_e (g_e + 2R_E)}$$

$$V_0 = V_{C2} - V_{C1}$$

$$= R_C i_{C2} - (-R_C i_{C1})$$

$$= R_C (i_{C2} + i_{C1})$$

$$V_0 = R_C [i_{e2} + i_{e1}]$$

$$V_o = R_C \left[ \frac{V_{in_1} R_E}{\pi_e (\pi_e + 2R_E)} + \frac{V_{in_1} (\pi_e + R_E)}{\pi_e (\pi_e + 2R_E)} \right]$$

$$= \frac{R_C}{\pi_e} \left[ \frac{V_{in_1} (\pi_e + 2R_E)}{\pi_e + 2R_E} \right] = \frac{R_C}{\pi_e} \times V_{in_1}$$

$$A = \frac{V_o}{V_{in_1}} = \frac{R_C}{\pi_e}$$

Input Resistance:

$$R_i = \frac{V_{in_1}}{i_{e1}/\beta_{ac}}$$

$$= \frac{\beta_{ac} V_{in_1} (\pi_e (\pi_e + 2R_E))}{V_{in_1} (\pi_e + R_E)}$$

$$= \frac{\beta_{ac} \pi_e (\pi_e + 2R_E)}{(\pi_e + R_E)}$$

$$R_E \gg \pi_e \quad \begin{matrix} \pi_e + 2R_E & \approx 2R_E \\ \pi_e + R_E & \approx R_E \end{matrix}$$




$$R_i = \frac{\beta_{ac} \pi_e 2R_E}{R_E} = 2\beta_{ac} \pi_e$$

Output Resistance:

\* The Output Resistance  $R_o$  is equivalent Resistance  
that would be measured at either o/p Terminal w.r.t  
ground. Therefore o/p Res.  $R_{o1}$  measured at  $C_1$  and  $R_{o2}$   
measured at  $C_2$

$$R_{o1} = R_{o2} = R_C$$

Single Input Unbalanced Output Differential Amplifier



$$\text{Loop 1: } V_{in} - R_{in} i_{b1} - r_e i_{e1} - R_E I_E = 0$$

$$\text{Loop 2: } V_{in} - R_{in} i_{b2} - i_{e1} r_e + i_{e2} r_e = 0$$

$$V_{in} - \frac{R_{in} i_{e1}}{\beta_{ac}} - r_e i_{e1} - R_E I_E = 0$$

$$V_{in} - \frac{R_{in} i_{e1}}{\beta_{ac}} - r_e i_{e1} - i_{e2} r_e = 0$$

$$V_{in} - r_e i_{e1} - R_E (I_{e1} - i_{e2}) = 0$$

$$V_{in} - r_e i_{e1} - r_e i_{e2} = 0$$

$$\begin{bmatrix} r_e + R_E & -R_E \\ r_e & r_e \end{bmatrix} \begin{bmatrix} i_{e1} \\ i_{e2} \end{bmatrix} = \begin{bmatrix} V_{in} \\ V_{in} \end{bmatrix}$$

$$i_{e1} = \frac{\begin{bmatrix} V_{in} & -R_E \\ V_{in} & r_e \end{bmatrix}}{\begin{bmatrix} r_e + R_E & -R_E \\ r_e & r_e \end{bmatrix}} = \frac{V_{in} (r_e + R_E)}{r_e (r_e + R_E)^2}$$

$$i_{e2} = \frac{\begin{bmatrix} r_e + R_E & V_{in} \\ r_e & V_{in} \end{bmatrix}}{\begin{bmatrix} r_e + R_E & -R_E \\ r_e & r_e \end{bmatrix}} = \frac{(r_e + R_E) V_{in} - r_e V_{in}}{r_e (r_e + R_E) + R_E r_e} = \frac{V_{in} R_E}{r_e (r_e + 2R_E)}$$

$$V_o = + R_C i_{C2}$$

$$= R_C i_{e2}$$

$$= R_C \left[ \frac{V_{in} R_E}{r_e (r_e + 2R_E)} \right] = \frac{V_{in} R_E R_C}{r_e (2R_E)}$$

$$A_v = \frac{V_o}{V_{in}} = \frac{R_C}{2r_e}$$

Input

Resistance:

$$R_i = \frac{V_{in}}{i_{b1}} = \frac{\beta_{ac} V_{in} r_e (r_e + 2R_E)}{V_{in} (r_e + R_E)}$$

$$= \frac{\beta_{ac} r_e (2R_E)}{R_E} = 2\beta_{ac} r_e.$$

Output

Resistance:

\* The Output Resistance  $R_o$  is measured at Collector  
C<sub>2</sub> w.r.t GND and is equal to  $R_C$ .

$$R_o = R_C$$

# Properties of Differential Amplifier

Configuration	Circuit	Voltage Gain	IIP Resistance	OIP Resistance
Dual iIP		$A = \frac{R_C}{r_e}$	$R_I = 2\beta_{ac} r_e$	$R_C$
Unbalanced OIP Diff. Amplifier		$A = \frac{R_C}{2\pi r_e}$	$2\beta_{ac} r_e$	$R_C$
Single iIP Diff. Amp.		$\frac{R_C}{\pi r_e}$	$2\beta_{ac} r_e$	$R_C$
Single iIP unbalanced OIP Diff. Amp.		$\frac{R_C}{2\pi r_e}$	$2\beta_{ac} r_e$	$R_C$

## UNIT-II

### INTEGRATED CIRCUITS [CONTINUATION]

#### Operational Amplifier:

The ckt, which perform mathematical operations like addition subtraction, multiplication then ckt is known as operational amplifier. It is also known as OP-Amp.

#### Characteristics of OP-Amp :

1. Input off-set voltage.
2. Input off-set current.
3. Input Bias Current.
4. Differential Input Resistance.
5. Input Capacitance.
6. Open Loop Voltage Gain.
7. Common Mode Gain Rejection Ratio. [CMRR]
8. Output Voltage Swing.
9. Output Resistance
10. OFF set voltage adjustment Range
11. Input voltage Range.
12. power Supply Rejection Range Ratio
13. power Consumption
14. Slew - Rate
15. Gain Bandwidth product.

16. Equivalent Input Noise Voltage and Current.

17. Average Temperature Coefficient of OFF-set parameters

18. Output OFF-set voltage.

19. Supply Current.

### Advantage of IC Technology:

1. It is in small size.

2. Low Cost

3. Less Weight

4. Low supply Voltages

5. Low power Consumption

6. Highly reliable

7. Matched Devices

8. fast Speed.

### Classification of IC's:

\* IC's are two Types i) Digital IC ii) Linear IC.


#### Digital IC:

The IC's which uses Logic Gates & implementation of Logical Operations are Digital IC's.

#### Linear IC:

The IC which user resistor, capacitor etc and the implement a Linear CKT are called Linear IC.


## Classification of IC's:




### a) Monolithic

IC in can-type

Enclosure:



### b) plastic package type:



\* The word Monolithic originated from Greek word and it means "Single stone / one stone".

\* In this all active as well as passive components along with inter connections are integrated on single crystal.

- \* The various processes involved in fabrication of different devices are carried out in single plane.
- \* Hence this also referred as planar Technology


Monolithic IC's are referred for applications in which identical electronic circuits are required in large number.

### Thick and Thin film Technology:

- \* In thin film IC glass or ceramic surface used to deposit film of conducting material.

- \* Here, resistor & conductors are fabricated by controlling width & thickness of films and by using different materials for their resistivity.

- \* Using, Technology, it have better component tolerance and they provide better high freq. performance than connecting lead.
- Monolithic Integrated Circuits -




### Hybrid Technology:

- \* Hybrid are multi-chip IC constructed by interconnection no. of individual chips

- \* The active Components are diffused diodes

- \* The passive Components are diffused Res./capacitor on Single chip. The connection b/w chips are provided by mixing / metalised patterns.



## COMPARISON OF IC families:

IC-family properties	Monolithic-IC	Thick & thin film IC	Hybrid IC
Substrate	Silicon	Glass Ceramic	Glass,ceramic,si
Structure	1. Active & passive device along with the interconnection on a single chip.	1. Active & passive devices on insulating substrate along with interconnection 2) Active devices on single chip while passive device along with interconnection on Thick Thin film.	1. Passive devices & interconnection on one insulating sub with active devices wire wound. 2) Active devices on single chip while passive device along with interconnection on Thick Thin film.
Active devices.	1. BJT 2. MOSFET	1. MOSFET	1. BJT 2. MOSFET
Passive Devices.	1. Diffused Resistor, Oxide Capacitor. 2. Mos Resistor, Oxide Capacitor.	1. Metal film resistor , oxide Capacitor.	1. Metal film res, cement resistor, oxide Capacitor. 2) Metal film resistor Oxide capacitor.
Applications	Linear and Digital IC circuits	Digital IC Circuits.	Linear and Digital IC circuits

IC chip - Size and Circuit Complexity:		No. of active devices for chip.
s. No.	Level of Integration	
1.	Small Scale Integration	Less than 100
2.	Medium scale Integration	100 - 10,000
3.	Large scale Integration	1000 - 100,000
4.	Very large scale Integration	Over 100,000.
5.	Ultra large Scale Integration	Over 1 Million

Package Types and Temperature Ranges :


Package Types :

The OP-Amp IC's are available in various packages. The IC's package are classified into 3 types.


1. Metal Can (TO)
2. Dual - in - line (DIP)
3. flat - Top - pack.

Metal Can package:


a) TO-5 style Package



b) TO-5 style pack [8 lead]




Q. TO-5 style Package:



Radial formed leads.

Ceramic flat Package:



## Selection of IC Packages.

Types	Criteria.
Metal Can package	<ol style="list-style-type: none"><li>1. Heat Dissipation is important.</li><li>2. For high power App. like power Amp, Vltg Reg</li></ol>
Dual - in - line package.	<ol style="list-style-type: none"><li>1. for experimental (Bread Boarding) purpose as easy to mount.</li><li>2. If bending (soldering) of leads not Required</li><li>3. Suitable printed CKT points as lead spacing more</li></ol>
Flat package	<ol style="list-style-type: none"><li>1. More Reliability Required.</li><li>2. Light in weight.</li><li>3. Suited for air borne Applications.</li></ol>

factors Effecting Selection of IC package?

1. Relative Cost.
2. Reliability
3. Weight of Package.

- 4. Ease of IC fabrication
- 5. power to be dissipated
- 6. Need of External heat sinks.

### Temperature Ranges:


\* There are three different Temperature Grades based on which OP-Amp IC's are classified. These Temp ranges are given below.

- i) Military Temperature Range -  $[-55^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}]$  or  $[-55^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}]$
- ii) Industrial Temperature Range -  $[-20^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}]$  or  $[-40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}]$
- iii) Commercial Temperature Range -  $[0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}]$  or  $[0^{\circ}\text{C} \text{ to } +75^{\circ}\text{C}]$


### Pin - Identification :

#### Ceramic flat Package:

##### a) 14 - lead Version flat package:




#### b) Metal - Can package:





### OP-Amp symbol and Terminals:

#### OP-Amp Symbol:



(Case f) :




Power Supplies :

OP-Amp


Works on

dual Supply

- positive supply voltage
- Negative supply voltage




a) Balanced Supply Voltage



b) Unbalanced Supply Voltage


## Obtaining Dual Supply from Single Supply:



\* There are various methods to obtain Dual supply from Single supply. The above represents resistive protection.


It is converted to Dual supply.

## Method 2: Use of Zener Diode:



1. Practically, Due to mismatch in devices equal to +ve & -ve voltages are not available.
2. To adjust them potentiometer can be used.

## Method 3: Use of Potentiometer:



To avoid damage due to polarities, IC diode D1 can be used.

## Block diagram of OP-Amp:

\* W.K.T Now-a-days


IC CKT form

The Commercial Integrated Circuits  
of 4 Cascaded blocks

The block diagram of

Op-Amp usually consists

IC Op-Amp given by



## Input Stage :

\* The basic requirements of i/p stage of OP-Amp

1. High voltage Gain
2. High input impedance.
3. Two input terminals
4. Small input OFF-Set Voltage
5. Small input OFF set Current.
6. High CMRR.
7. Low i/p bias Current.

\* Dual i/p balanced o/p Differential Amp satisfies all used i/p stage.  
these requirement. Hence Commonly Inverting & Non-inverting

\* It provides 2 i/p terminals, and it provide high voltage Gain.

## INTERMEDIATE STAGE :

The o/p of i/p stage drives next stage which is an Intermediate stage.

In this Intermediate stage another differential Amp. with dual i/p unbalanced o/p [single Ended o/p] is used.

The Overall gain Requirement of OP-Amp is very high. The i/p stage alone cannot provide such a high Gain.

The main function of Intermediate stage is to provide additional vltg gain required.

Thus requirements of Intermediate stage are

- Very high voltage gain
- Direct coupling without coupling capacitors.
- Intermediate stage is multi-stage Amplifier.

Level Shift Stage:


\* The level shifter stage brings DC level to ground at i/p terminals signal is applied at o/p stage.

\* When no signal is applied to last stage which is o/p stage.


then Signal given to "Emitter follower", whose i/p

\* The Buffer is usually very high. This prevents loading effect of high impedance stage.

CKT 1: Simple level shifting




CKT 2: Typical



CKT 3: Level Shifting with Constant Current Bias:

$$V_0 = V_{in} - V_{BE} - I_1 R_1$$


$$I_1 = I = \frac{V_{EE} - V_{BE}}{R_2}$$



## Output Stage:

\* The basic requirements of op stage

1. Large op swing capability.
  2. Large op current swing capability.
  3. Low op impedance.
  4. Low Quiescent power dissipation.
  5. Short circuit protection.
- \* All these requirement satisfies push-pull Amplifier used in op stage of OP-Amp.



## Ideal and Practical OP-Amp Specifications

Ideal Characteristics	Ideal	Practical
i <sub>op</sub> OFF set Current [I <sub>ios</sub> ]	0A	20nA.
i <sub>op</sub> OFF set voltage [V <sub>ios</sub> ]	0V	1mV.
Band Width (B)	$\infty$	1MHz.
CMRR (P)	$\infty$	90 dB.
slew Rate (s)	$\infty$	0.5 V/ $\mu$ sec
i <sub>op</sub> bias Current (I <sub>b</sub> )	0	80nA
PSRR	0	30 $\mu$ A/V.


## Dc - characteristics of OP-Amp:

Output OFF-set voltage: The o/p OFF-set voltage is present on the i/p terminals when both i/p terminals are GND.


Both i/p OFF-set voltage and i/p bias current contribute to generate o/p OFF-set voltage.

### Input OFF Set voltage:

Case (i):



Case (ii):



\* When both i/p terminals of op-amp are GND ideally, o/p vItg should be zero. But practically op-amp shows small non-zero o/p vItg. This is due to mismatching present in internal CKT of an op-amp.

\* Such vItg can cause an error in practical application to make such voltage zero it is necessary to apply small difference vItg b/w two i/p terminals of op-amp. This called Si

### Definition:

\* The difference voltage must be applied between two i/p terminals of an op-amp to make o/p vItg zero.

Called i/p OFF set voltage.


\* It is denoted by  $V_{ios}$ .

\* It depends on Temp, many time one of ilp terminals is applied with proper polarity. So as to null ilp keeping other ilp terminal GND.

Input    OFF-Set Current:

\* The Algebraic sum of difference between ilp current following into 2 ilp terminals of OP-Amp called ilp OFF set Current. & denoted by ( $I_{ios}$ )

$$I_{ios} = | I_{b1} - I_{b2} |$$



→ Ideally  $(I_{ios}) = 0$ ; practically :  $\approx 200 \text{nA}$ .

Input Bias Current:

\* The Avg. value of two currents following into OP-Amp ilp terminal is called ilp bias current and denoted with  $I_b$ .

$$I_b = \frac{I_{b1} + I_{b2}}{2}$$

Ideally  $I_b = 0$ ; practically =  $500 \text{nA}$ .

Thermal Drift:

\* OP-Amp parameters not constant

, ilp OFF-set vltq ( $I_b$ ), ( $I_{ios}$ ), are vary with i) Temperature  
ii) Supply voltage changes  
iii) Time


## Effect on $V_{ios}$ :

\* The Effect of change in Temp

i/p OFF-set voltage, defined by

factor called Thermal Voltage Drift

\* It is also called Input OFF-set Voltage Drift.



## Def:

It is defined as Avg. Rate of change of i/p OFF set voltage per unit change in Temp. and it is given

$$\text{by i/p OFF-set Voltage Drift} = \frac{\Delta V_{ios}}{\Delta T}$$

$\Delta V_{ios} \rightarrow$  change in i/p OFF-set voltage.


$\Delta T \rightarrow$  change in Temp.

UNITS :  $\mu\text{V}/^\circ\text{C}$ .

Ideally at  $= 0$  at  $25^\circ\text{C}$

## Effect on Input Offset and Bias Current:

\* The Effect of Temp on i/p bias current defined by factor called i/p bias current Drift.



\* The Effect of Temp on i/p offset current defined by factor called i/p OFF-set current Drift.

## Def:

The Avg. Rate of change of i/p bias current per Unit change in Temp is called i/p bias current Drift.

Thermal Drift in i/p bias Current =  $\frac{\Delta I_b}{\Delta T} = \frac{nA}{^{\circ}C}$  (or)  $\frac{PA}{^{\circ}C}$

Thermal Drift in i/p offset Current =  $\frac{\Delta I_{ios}}{\Delta T}$

### AC - characteristics of OP-Amp:

- \* The AC characteristics of OP-Amp
1. Slew Rate
  2. Frequency Response.

#### Slew Rate:

\* It indicates ability of op-amp with which it can change its o/p according to changes in i/p.

\* It is defined as max. Rate of change of o/p v/tg. with Time is called slew Rate.

Units :  $V/\mu\text{-sec.}$

Slew Rate (s) :  $\left. \frac{dV_o}{dt} \right|_{\text{max.}}$

\* The slew rate caused due to limited changing rate of compensating capacitor and current limiting, saturation of internal stages of OP-Amp.

\* When high freq. large Amp signal applied when it given by  $S = \frac{dV_c}{dt} = I/C$


\* for large charging rate, capacitor should be small. Hence slew rate charging current should be large. Whose max. internal capacitor charging for an OP-Amp then slew rate given by current is known

$$S = \frac{I_{\text{max}}}{C}$$

## Effect of Slew Rate:

Consider CKT using OP-Amp having Unit gain. If i/p is square wave, o/p has to be square wave but this is observed for certain freq of i/p due to slew rate of OP-Amp a particular i/p freq. o/p get distorted. It is given by slew Rate as

$$S = \frac{\Delta V_o}{\Delta t} \text{ V/sec.}$$



Rate Eqn:

Calculation of Slew Rate is Unity with purely sine i/p Gain of OP-Amp be same as i/p and o/p must

$$V_s = V_m \sin \omega t$$

$$V_o = V_m \sin \omega t.$$

$$S = \frac{dV_o}{dt} = V_m [\cos \omega t (\omega)] = V_m \omega \cos \omega t.$$

$$S = \left. \frac{dV_o}{dt} \right|_{\max} = S = V_m (\omega) \quad (\because \max \cos \omega t = 1).$$

$$= 2\pi f_m V_m \Rightarrow f_m = \frac{S}{2\pi V_m}$$

## frequency Response of OP-Amp:


- \* For Ideal OP-Amp, infinite BW, that makes gain of Op-Amp must reminds a for all frequency from zero to infinite.
- \* But gain of practical op-amp as constant that mean gain decreases at higher [practical]. Such a gain Reduction w.r.t freq. is called Roll off.
- \* Mathematically, It is complex number, and its magnitude and phase Angle changes with frequency.

Bode - Plot: drawn in between phase Angle vs freq

The plot is called Bode plot.

Magnitude Plot: drawn in between Gain vs freq is called so.

741 - OPAMP:



# Ideal Vs Practical Characteristics of IC741 OP-Amp.

S.No	Parameters	Symbol	Ideal	Practical
1.	Open Loop voltage Gain	$A_{OL}$	$\infty$	$2 \times 10^5$
2.	Output Impedance	$Z_{out}$	0	$75\Omega$
3.	Input Impedance	$Z_{in}$	$\infty$	$2M\Omega$
4.	I <sub>Op</sub> OFF-set Current	$I_{ios}$	0	$20\text{nA}$
5.	I <sub>Op</sub> OFF-set Voltage	$V_{ios}$	0	$1\text{mV}$
6.	Band Width	$BW$	$\infty$	$1\text{MHz}$
7.	CMRR	$P$	$\infty$	90dB
8.	Slew Rate	$S$	$\infty$	$0.5\text{ V}/\mu\text{-sec}$
9.	I <sub>Op</sub> bias Current	$I_b$	0	$80\text{nA}$
10.	PSRR	$PSRR$	0	$30\mu\text{V}/\text{V}$

## classes of OP-Amp IC741 :

Class	Type	Remark
741	Military Grade	Temp. Range $[-55^\circ\text{C} \text{ to } +125^\circ\text{C}]$
741 A	Improved Version of 741	Better Electrical characteristics
741 C	Commercial Grade	Temp Range $[0^\circ\text{C} \text{ to } 70^\circ\text{C}]$
741 E	Improved version of 741C	Better Electrical characteristics
741 S	Military Grade	Higher slew Rate.
741 SC	Commercial Grade	Higher Slew Rate.


## Features of

## IC741 - OPAMP:

1. No frequency compensation Required
2. Short CKT protection provided.
3. OFF-Set Vltg NULL capability.
4. Large common Mode and Differential Voltage Range.
5. No-Latch up.

Measurement Qs

It is diff. b/w  
present at when both  
inp terminals are GND



It is due to bias current. Denoted by ( $V_{OOS}$ )  
also due to

$$V_{O1} = I_{b2} \cdot R_1 \left( \frac{R_f}{R_1} \right) \quad \text{--- (1)}$$

$$V_{O2} = I_{b1} \cdot R_c \left( 1 + \frac{R_f}{R_1} \right) \quad \text{--- (2)}$$

practically  $R_c$  value similarly equal to  $R_1$

$$V_{O2} = I_{b1} \cdot R_1 \left( \frac{R_1 + R_f}{R_1} \right) = I_{b1} (R_1 + R_f)$$

$$V_{O1} + V_{O2} = -I_{b2} R_f + I_{b1} R_1 + I_{b1} R_f$$

$$= R_f (I_{b1} - I_{b2}) + I_{b1} R_1$$

$$= R_f (I_{ios}) + I_{b1} R_1$$

The o/p vltg. due to I<sub>P</sub> offset vltg is given by:

$$V_{ios} [1 + R_f / R_1] \quad \text{--- (1)}$$

Hence total offset vltg is given by

$$V_{oos} = V_{ios} \left( 1 + \frac{R_f}{R_1} \right) + R_f (I_{ios})$$

Measurement of PSRR:

It is Ratio of change in I<sub>P</sub> offset vltg to change in supply voltage ( $V_{cc}$ ).

$$\text{PSRR} = \frac{\Delta V_{ios}}{\Delta V_{cc}}$$


Derivation & Measurement of CMRR:

The Ratio of [Ad] to Common Mode Gain (Ac) expressed as ( $P$ ) =  $\left| \frac{Ad}{Ac} \right|$ .

Mathematically,

Derivation:

The common mode slg applied to both I<sub>P</sub>'s thus at point A and B is  $v_c$ . Then



common mode slg vltg common mode (Ac) =  $\frac{V_o}{V_c} = \frac{V_o}{V_s}$ .

$$V_B = \text{vltg at point B} = \frac{V_s \cdot R_f}{R_1 + R_f}$$

$$\text{Grounding } (V_o), V_{A1} = \frac{V_s \cdot R_f}{R_1 + R_f}$$

$$\text{Grounding } (R_1), V_{A2} = V_o R_1 / (R_1 + R_f)$$

$$V_A = \frac{V_o R_1 + V_s R_f}{R_1 + R_f}$$

$$V_d = V_B - V_A$$

$$V_d = \frac{V_s R_f - V_o R_1 - V_s R_f}{R_1 + R_f} = -\frac{V_o R_1}{R_1 + R_f}$$

$$A_d = -\frac{(R_1 + R_f)}{R_1}$$

$CMRR = \left| \frac{A_d}{A_c} \right|$  Hence CMRR can be measured.

Frequency Compensation Technique:  
 If stable op-amp CKT has single break corner frequency  
 frequency but it has three break (or) corner frequency  
 due to capacitive component produces by various no. of stages  
 Then open loop frequency dependent T/F of such system

Can assumed as


$$A_{OL}(f) = \frac{A_{OL} (\text{at } f=0)}{\left(1+j\frac{f}{f_1}\right) \left(1+j\frac{f}{f_2}\right) \left(1+j\frac{f}{f_3}\right)} \quad 0 < f_1 < f_2 < f_3.$$

Laplace domain it can be expressed as

$$A_{OL}(s) = \frac{A_{OL}}{(s+\omega_1)(s+\omega_2)(s+\omega_3)}$$

The phase shift such loop Gain

$$\begin{aligned} \phi(f) &= -\tan^{-1}\left(\frac{f}{f_1}\right) - \tan^{-1}\left(\frac{f}{f_2}\right) - \tan^{-1}\left(\frac{f}{f_3}\right) \\ &= -\phi_1 - \phi_2 - \phi_3. \end{aligned}$$



\* For system has closed loop gain and is required. choose suitable compensation technique

\* There are two types of Compensation Techniques.

- External Compensation
- Internal Compensation.


\* In External Compensation Technique.

- Dominant pole
- Pole - zero
- feed forward.

### Dominant - pole:

Dominant pole introduced by adding compensating network i.e., RC network, This means pole with mag & much smaller than existing poles and break freq of compen

$$A_1 = \frac{V_o}{V_o'}$$



$$A_1 = \frac{V_o}{V_o'} = \frac{-jX_C}{R - jX_C}$$


$$= \frac{-j/2\pi f_C}{R - j/2\pi f_C}$$

$$f_d = \frac{1}{2\pi RC}$$

$$A_1 = \frac{1}{1+j(f/f_d)}$$

$$A' = A A_1$$

$$\bar{A} = \frac{A_{OL}}{1+j(f/f_d)(1+jf/f_1)(1+jf/f_2)(1+jf/f_3)}$$




Pole-Zero Compensation : Consider same OP-Amp described by openloop (A)

$$A = \frac{A_{OL}}{(1+jf/f_1)(1+jf/f_2)(1+jf/f_3)}$$

$$T/F \quad \therefore \quad A_1 = \frac{V_o}{V_i}$$

By voltage divide Rule.

$$A_1 = \frac{Z_2}{Z_1 + Z_2}$$



$$Z_2 = R_2 - jX_{C_2} \quad Z_1 = R_1$$

$$A_1 = \frac{R_2 - jX_{C_2}}{R_1 + R_2 - jX_{C_2}} = \frac{R_2 + j/2\pi f C_2}{R_1 + R_2 + j/2\pi f C_2}$$

$$f_1 = \frac{1}{2\pi R_2 C_2} \quad f_0 = \frac{1}{2\pi(R_1 + R_2) C_2}$$


$$A = \frac{1 + j(f/f_1)}{1 + j(f/f_0)}$$

$$A^1 = AA_1$$

$$= A_{OL} (1 + j(f/f_1))$$

$$(1 + j(f/f_0)) (1 + j(f/f_1)) (1 + j(f/f_2)) (1 + j(f/f_3))$$

\* The first corner frequency ( $f_0$ ) gain is  $-20 \text{ dB/decade at } (f_0)$   
In this compensation BW is improved equal to  $(f_2 - f_1)$



## Internal Compensation Technique:

- \* OP-Amp like IC741 compensation provided internally, which generally built in log compensation.
- \* A capacitor ranging from 10 to 30 PF is fabricated b/w ilp & olp stage to achieve necessary compensation.
- \* This type of compensation called Miller - Effect Compensation such OP-Amp called Compensated OP-Amps.

# UNIT - III

①

## INTRODUCTION:

- \* The op-Amp is generally used in closed loop configuration using Feedback.
- \* Applications of op-Amp are classified into 2 types
  - i) Linear Applications
  - ii) Non-linear Applications

## Linear Applications:

- \* In Linear Application o/p V<sub>tg</sub> varies linearly w.r.t to the i/p V<sub>tg</sub>.
- \* The Negative F/B used from amplifier o/p to inverting i/p Terminal.
- \* Some Applications
  - 1. Voltage follower
  - 2. Adder, subtractor
  - 3. Instrumentation Amplifier.
  - 4. Integration & Differentiator etc.

## Non-Linear Application.

- \* The F/B is provided from o/p to Non-inverting i/p terminal.
- \* The F/B may be provided to inverting i/p terminal like Diodes, Trans. etc.
- \* Non-linear ckt's have highly non-linear i/p to o/p characteristics.

Applications: 1. Precision Rectifiers



2. Log Amplifiers

3. Anti-log Amplifiers

4. Comparators

5. Schmitt Trigger etc.

Ideal Inverting Amplifier:



Def: An Amplifier which provide phase shift of  $180^\circ$  is called Inverting Amplifier.

Derivation of closed loop:

If Node B is GND, Node 'A' is also ground

$$\text{If Node B is GND, so } V_A = 0 \quad I = \frac{V_{in} - V_A}{R_1} = \frac{V_{in}}{R_1}$$



from o/p side considering current direction ( $I$ )

$$I = \frac{V_A - V_o}{R_f} = \frac{-V_o}{R_f}$$

$$\frac{V_{in}}{R_1} = \frac{-V_o}{R_f}$$

$$\frac{V_o}{V_{in}} = \frac{-R_f}{R_1} = A v_f$$

\* Avf is known as Gain with F/B. The Negative sign indicates polarities of o/p is opposite to that o/p. Hence it is also known as Inverting Amp.



Def: An Amplifier which does not provides phase shift of  $180^\circ$  between o/p and o/p called Non-Inverting Amp. The Node B is at potential  $V_{in}$ , Hence potential of "A" is same as  $B$ , which is  $V_{in}$  [from virtual GND]

$$V_{in} = V_A = V_B$$

From o/p side, we can write ;  $I = \frac{V_o - V_A}{R_f} = \frac{V_o - V_{in}}{R_f}$  ①

At inverting Terminal (I) =  $\frac{V_A - 0}{R_i} = \frac{V_{in}}{R_i}$  ②

$$\textcircled{1} = \textcircled{2} \quad \frac{V_o - V_{in}}{R_f} = \frac{V_{in}}{R_i}$$


$$\frac{V_o}{R_f} = \frac{V_{in}}{R_i} + \frac{V_{in}}{R_f}$$

$$\boxed{\frac{V_o}{V_{in}} = 1 + \frac{R_f}{R_i}} = A_{vf}$$

# COMPARISON IDEAL & NON-IDEAL INVERTING AMP.

S.NO	Ideal Inverting Amp	Ideal Non-Inverting Amp.
1.	Voltage Gain = $-R_f/R_1$	Voltage Gain = $1 + R_f/R_1$
2.	The o/p is inverted w.r.t to ilp	No phase shift b/w ilp and o/p
3.	Voltage Gain can be adjusted as greater than, equal, $\leq$ 1	Vtg gain always $> 1$ .
4.	The ilp impedance is $R_1$	Ilp impedance extremely large.

## Practical Inverting Amplifier:



Main Difference of Ideal vs practical:

1. The ilp Resistance ( $R_{in}$ ) less than infinity Hence OP-Amp ilp current is finite.
2. Its open loop voltage Gain less than infinity
3. Its o/p Resistance ( $R_o$ ) is not zero.

Derivation Closed Loop Voltage Gain:

Apply KCL at node "A".

$$I_{in} = I_f + I_{b2}$$

We know that  $R_{in}$  is not " $\infty$ " but it very large hence  $I_{b2}$  is negligible small & it be neglected

$I_{in} \leftarrow I_F$

$$\frac{V_{in} - V_A}{R_i} \underset{\approx}{=} \frac{V_A - V_o}{R_f} \quad \text{--- (1)}$$

From Eq. CKT of OP-Amp  $V_o = A_{OL} \cdot V_A$ .

$$= A_{OL} (V_1 - V_2)$$

$$V_1 = 0 \quad V_2 = V_A.$$

$$V_o = A_{OL} (-V_A). \quad \text{--- (2)}$$

Sub  $V_o$  in Eq<sup>n</sup> (1).

$$\frac{V_{in} - V_A}{R_i} \underset{\approx}{=} \frac{V_A + A_{OL} V_A}{R_f}$$

$$\frac{V_{in} + V_o / A_{OL}}{R_i} \underset{\approx}{=} \frac{-V_o}{A_{OL}} \rightarrow V_o / R_f.$$


$$\frac{V_{in} R_f}{A_{OL}} + \frac{V_o R_f}{A_{OL}} \underset{\approx}{=} -\frac{V_o R_i}{A_{OL}} - V_o R_i$$

$$V_{in} R_f = - \left[ \frac{V_o R_f}{A_{OL}} \left( \frac{V_o R_i}{A_{OL}} + V_o R_i \right) \right]$$

$$= -V_o \left( \frac{R_f}{A_{OL}} + R_i + \frac{R_i}{A_{OL}} \right)$$

$$\boxed{\frac{V_o}{V_{in}} = \frac{-R_f \cdot (A_{OL})}{R_f + R_i A_{OL} + R_i} = A_{CL}}$$

Practical Non-Inverting Amplifier:



## Derivation of closed Loop Voltage Gain:

W.K.T       $V_o = AOL \cdot V_d$

$$= AOL (V_{o1} - V_{o2})$$

$$= AOL (V_{in} - V_f).$$

Using Vltg divider Rule

$$V_f = \left( \frac{V_o}{R_1 + R_f} \right) R_1$$

$$V_o = AOL \left[ V_{in} - \frac{V_o R_1}{R_1 + R_f} \right]$$

$$= AOL V_{in} - \frac{AOL V_o R_1}{R_1 + R_f}$$

$$V_o + \frac{AOL V_o R_1}{R_1 + R_f} = AOL V_{in}$$


$$\frac{V_o}{V_{in}} = \frac{AOL (R_1 + R_f)}{R_1 + AOL R_1 + R_f}$$

## Integrator:

The CKT provides an opv<sub>in</sub> voltage which proportional to Time integral of ip and

$R_1 C_f$  is Time constant.

of Integrator



Proof:

At Node (N) Apply KCL  $\frac{V_i}{R_1} + C_f \frac{dV_o}{dt} = 0$

$$C_f \frac{dV_o}{dt} = -\frac{V_i}{R_1}$$

$$V_o = -\frac{1}{R_1 C_f} \int V_i dt$$

The Negative sign indicates FB is connected Negative

Terminal / of Op-Amp.

This Integrator is known as Inverting Integrator

Take Laplace Transform. on both sides to o/p Eq<sup>n</sup>.

$$V_o(s) = \frac{-1}{R_1 C_f s} V_i(s)$$

In steady state  $s = j\omega$ .

$$V_o(j\omega) = \frac{-1}{R_1 C_f j\omega} V_i(j\omega)$$


$$|A| = \left| \frac{V_o(j\omega)}{V_i(j\omega)} \right| = \left| \frac{-1}{j R_1 C_f \omega} \right| = \frac{1}{\omega R_1 C_f}$$

Then frequency of Integrator is  $\frac{1}{2\pi f R_1 C_f} = |A|$ .

$$f_b = \frac{1}{2\pi R_1 C_f}$$

frequency

Response:  $\left| \frac{V_o}{V_i} \right| \text{ in dB}$



# Practical Integrator Circuit:

At Node (N), Apply KCL

using L.T.

$$\frac{v_i(s)}{R_1} + s \cdot C_f \cdot v_o(s) + \frac{v_o(s)}{R_f} = 0$$

$$v_o(s) \left[ s C_f + \frac{1}{R_f} \right] = -\frac{v_i(s)}{R_1}$$

$$\frac{v_o(s)}{v_i(s)} = \frac{-1}{R_1 (s C_f + 1/R_f)}$$

$$= \frac{-R_f}{R_1 s C_f + R_1}$$

$$|A| = \left| \frac{v_o(j\omega)}{v_i(j\omega)} \right| = \left| \frac{-1}{j\omega C_f R_1 + \frac{R_1}{R_f}} \right|$$

$$|A| = \left[ \frac{1}{\omega^2 C_f^2 R_1^2 + (R_1/R_f)^2} \right]^{1/2}$$

$$= \frac{\left( \frac{R_f}{R_1} \right)}{\sqrt{1 + \omega^2 C_f^2 R_f^2}}$$


$$|A| = \frac{1}{\sqrt{2}}$$

$$\frac{1}{\sqrt{2}} = \frac{(R_f / R_1)}{\sqrt{1 + \omega^2 C_f^2 R_f^2}}$$

$$\sqrt{2} = \sqrt{1 + \omega^2 C_f^2 R_f^2}$$


$$\omega C_f R_f = 1 \Rightarrow$$

$$f = \frac{1}{2\pi C_f R_f}$$



## Differentiator:

The CKT performs mathematical operation, differentiator the O/P is derivative of I/P is called



## Differentiator :

"N"  $\rightarrow V_N = 0$   
the Current through capacitor

$$I_C = C_1 \frac{d}{dt} (V_i - V_N)$$

$$= C_1 \frac{d V_i}{d t}$$

Apply KCL at Node (N)

$$C_1 \frac{d V_i}{d t} + \frac{V_o}{R_F} = 0$$

$$\frac{V_o}{R_F} = -C_1 \frac{d V_i}{d t}$$

$$V_o = -R_F C_1 \frac{d V_i}{d t}$$

$$V_o = -R_F C_1 \frac{d}{d t} (V_i)$$

The Eqn says that O/P is derivative of I/P  
on 2 sides.

Apply L.T on

$$V_o(s) = -R_F C_1 s \cdot (V_i(s))$$

$$\frac{V_o(j\omega)}{V_i(j\omega)} = -R_F C_1 (j\omega)$$

$$|A| = | -j\omega R_F C_1 | = \omega R_F C_1$$


$$\Rightarrow |A| = 1 \Rightarrow 2\pi f_a R_F C_1 = 1$$

$$f_a = \frac{1}{2\pi R_F C_1}$$

# Practical Differentiator:

T/F of CKT is

$$\frac{V_o(s)}{V_i(s)} = \frac{-Z_f}{Z_i}$$



$$= \frac{s R_F C_1}{(1 + s R_F C_f)(1 + s R_L C_1)}$$

from CKT

$$R_F C_f = R_L C_1$$

from




this T/F practical

$$f_b = \frac{1}{2\pi R_L C_1}$$

$$f_a = \frac{1}{2\pi R_F C_1}$$

frequency

Responsence:








Fig : (b) : Improved Instrumentation Amplifier .



## Features of Instrumentation Amplifier:

1. High Gain Accuracy

2. High CMRR

3. High Gain stability with low Temp coefficient.

4. Low DC OFF-SET

5. Low o/p impedance

The o/p of Diff. Amp is

$$V_o = -\frac{R_2}{R_1} v_2 + \frac{1}{1 + \frac{R_3}{R_4}} (v_1) \left[ 1 + \frac{R_2}{R_1} \right]$$

Take common  $-R_2/R_1$

$$V_o = -\frac{R_2}{R_1} \left[ v_2 - \frac{1}{1 + \frac{R_3}{R_4}} v_1 \left( 1 + \frac{R_2}{R_1} \right) \right]$$

But  $\frac{R_1}{R_2} = \frac{R_3}{R_4}$  then o/p given by

$$V_o = -\frac{R_2}{R_1} (v_2 - v_1) = \frac{R_2}{R_1} (v_1 - v_2)$$

For fig (b):

Instrumentation Amp given by

The o/p of

$$V_o = -\frac{R_2}{R_1} v_2' + \left( 1 + \frac{R_2}{R_1} \right) \left( \frac{R_2 v_2'}{R_1 + R_2} \right).$$

Take Common  $\frac{R_2}{R_1}$

$$V_o = \frac{R_2}{R_1} (v_1' - v_2')$$

$$v_1' = R^I I + v_1 \quad v_2' = -R^I I + v_2.$$

The (I) flowing through ( $R$ ) and given by

$$I = \frac{V_1 - V_2}{R}$$

Sub  $V_1'$  and  $V_2'$  in  $V_0$  Eq<sup>n</sup>.

$$\begin{aligned} V_0 &= \frac{R_2}{R_1} \left[ R' I + V_1 + R' I - V_2 \right] \\ &= \frac{R_2}{R_1} \left[ 2R' I + V_1 - V_2 \right] \\ &= \frac{R_2}{R_1} \left[ \frac{2R'}{R} \left[ (V_1 - V_2) + V_1 - V_2 \right] \right]. \\ &= \frac{R_2}{R_1} \left[ \frac{2R'}{R} (V_1 - V_2) + (V_1 - V_2) \right] \\ &= V_1 - V_2 \left[ \frac{R_2}{R_1} \cdot \left( \frac{2R'}{R} + 1 \right) \right]. \end{aligned}$$





Fig (a) : Inverting Amplifier.



b) Non-Inverting Amplifier




Fig c) : High i/p impedance  
of Non-Inverting  
AC - Amp

The o/p vltg of Inverting AC Amp given by

$$V_o = -R_f I.$$

Where  $I = \frac{V_i}{R_1 + \frac{1}{sc}}$

$$V_o = \frac{-R_f V_i}{R_1 + \frac{1}{sc}}$$

Gain of AC Amplifier  $A_{CL} = \left| \frac{V_o}{V_i} \right| = \frac{-R_f}{R_1 + \frac{1}{sc}}$ .

Take Common  $R_1$

$$A_{CL} = \frac{-R_f}{R_1} \left[ \frac{1}{1 + \frac{1}{R_1 sc}} \right] = \frac{-R_f}{R} \left( \frac{s}{s + \frac{1}{R_1 C}} \right)$$

from above eq<sup>n</sup>, freq given by  $f_L = \frac{1}{2\pi R_1 C}$ . At mid freq, capacitor acts as short ckt, then gain

becomes

$$\boxed{\frac{-R_f}{R_1} \approx A_{CL}}$$

V to I Converter:




Fig: (a) : V to I converter with floating Load.




Fig (b): Voltage to Current

Converter with GND load

Definition:

- \* The CKT to convert a voltage signal to proportional op current called V to I converter.
- \* There are two types
  1. V to I with floating load
  2. V to I with Grounded load

V to I Converter with floating load:  
 In this CKT load ( $Z_L$ ) floating then vitq at (A)

$$V_i = i_L R_1 \Rightarrow i_L = \frac{V_i}{R_1}$$

V to I converter with Grounded Load:  
 Let  $V_1$  be vitq at node (a). Apply kcl at (a)

$$i_1 + i_2 = i_L$$

$$\frac{V_i - V_1}{R} + \frac{V_o - V_1}{R} = i_L$$

$$V_i + V_o - 2V_1 = i_L R$$

$$V_1 = \frac{V_i + V_o - i_L R}{2}$$

The OP-Amp used in Non-Inverting mode. The gain of CKT  $1 + \frac{R_f}{R} = 2$  [ $A_a = 2$ ].

$$A_{CL} = \frac{V_o}{V_i} = 2.$$


Sub  $V_o$  from previous

$$V_o = 2 V_i$$

$$V_o = V_i + V_o - I_L R$$

$$V_i = I_L R.$$

$$V_i/R = I_L$$



\* The main purpose of current to voltage converter is to convert photo diode, and photo voltaic cell current to voltage in photo cell, photo diode, and photo voltaic cell.

\* It may be lowest current i.e., for IC741

$$I_b = 3 \text{nA.}$$

\* Sometime Cf may placed across Rf and Rc to reduce high freq noise & possibility of oscillator

These give O/P current proportional to incident energy are like.

Difference Amplifier Subtractor:

To find Relationship b/w

i/p's & o/p's let us


use Superposition principle

$$* V_{O1} = \text{o/p with } V_1 [V_2 = 0]$$

$$V_{O2} = \text{o/p with } V_2 [V_1 = 0]$$

Case(i):  $V_2 = 0$  Then CKT acts as Inverting Amp &

$$V_{O1} = -\frac{R_F}{R_1} \cdot V_1$$



Case(ii):  $V_1 = 0$  Then CKT Non-inverting Amp &

Let potential Node (B)  $V_B$   
Then potential of (A) is

Same as (B).

$$\therefore V_A = V_B$$

Apply voltage Divider rule i/p  $V_2$  loop

$$V_B = \frac{R_F}{R_F + R_2} \cdot V_2$$

$$I = \frac{V_B}{R_1} = \frac{V_A}{R_1} \quad \text{--- (1)}$$

$$I = \frac{V_{O2} - V_A}{R_F} = \frac{V_{O2} - V_B}{R_F} \quad \text{--- (2)}$$

$$(1) = (2)$$

$$\frac{V_B}{R_1} = \frac{V_{O2} - V_B}{R_F}$$

$$\frac{V_B R_F + V_B}{R_1} = V_{O2}$$

$$\left[1 + \frac{R_f}{R_1}\right] \cdot \frac{V_2 R_f}{R_f + R_2} = V_{O2}$$

Using Superposition principle  $V_{O1} + V_{O2} = V_o$

$$V_o = -\frac{R_f}{R_1} V_1 + \left(1 + \frac{R_f}{R_1}\right) \left(\frac{R_f}{R_f + R_2}\right) V_2$$

If  $R_1 = R_2$


$$\begin{aligned} V_o &= -\frac{R_f}{R_1} V_1 + \left(1 + \frac{R_f}{R_1}\right) \left(\frac{R_f}{R_f + R_1}\right) V_2 \\ &= -\frac{R_f}{R_1} V_1 + \frac{R_f}{R_1} V_2 = \frac{R_f}{R_1} (V_2 - V_1) \end{aligned}$$

$R_1 = R_2 = R_f$

$$V_o = \frac{R_f}{R_f} (V_2 - V_1) = V_2 - V_1.$$

Buffer Voltage:

Definition: The CKT in which o/p voltage follower CKT / i/p vltg is called voltage follower CKT



Buffer CKT.

\* At node (B) potential  $V_{in}$ , now at node (A) also at same potential as B, i.e.,  $V_{in}$


$$V_A = V_B = V_{in}$$

\* Node (A) directly connected to o/p then o/p  $V_o$  is

$$V_o = V_A = V_{in}.$$

\* For this CKT voltage Gain is Unity.

\* This is called as Unity Gain Amp, Buffer Amp, Isolation Amp, Source follower Amp.



Advantages:

1. Very large ilp resistance.
2. Low olp impedance. Hence it connected to high source to low impedance load as buffer.
3. Large BW. Olp follows ilp exactly without phase shift

Practical Voltage follower:





Fig a) Reducing Load Effect



b) Source driving Load

$$V_0 = \frac{V_S R_L}{R_S + R_L}$$


$$= \underline{0.01} V_S$$

$$V_0 = V_S$$

Non - Linear function Generator:


Precision Rectifier: The olp of conventional rectifier is distorted to reduce that distortion by using OP-Amp Ntwk called so.

These are used precisely rectify voltage having Amp., less than 0.7V. Hence these ckt's are called Small signal precision Rectifier.




Distortion observed in Conventional Rectifier.

### Precision Rectifier:




Positive

Precision :





Case(i):  $V_{in} > 0V$ ;  $V_o = V_{in}$




Case(ii):  $V_{in} < 0V$

$$V_o = 0V$$







Negative Half Wave Precision:




case (i):  $v_{in} > 0$ ;  $v_o = 0$ .



case (ii):  $v_{in} < 0$ ;  $v_o = v_{in}$




I/P and OLP waveforms:




Inverting Half Wave


Rectifier:




Case(i):  $V_{in} > 0$        $V_o = \frac{R_f}{R_1} V_{in}$



Case(ii):  $V_{in} < 0$        $V_o = 0V$  ...




Input - Output




Precision full Wave Rectifier:

Precision full Wave Rectifier:




Case(i):  $V_{in} > 0$ ;  $D_1 \rightarrow F/B$ ; short ckt;  $D_2 \rightarrow R/LB$






Case(ii):  $V_{in} < 0$



$D_1 \rightarrow R/LB \rightarrow \text{open}$   
 $D_2 \rightarrow F/B \rightarrow \text{short}$

$$V_o = -V_i$$





Another form of function Generator / Triangular - square Gen:



- frequency And Amplitude:
- \* When schmitt trigger o/p is at  $+V_{sat}$ , the effective voltage at point "p" is given by
- $$-V_{Ramp} + \frac{R_2}{R_2+R_3} [V_{sat} - (-V_{ramp})] \quad \text{--- (1)}$$
- \* When effective voltage at "p" becomes equal to zero, the eqn (1) becomes:

$$-V_{Ramp} + \frac{R_2}{R_2+R_3} [V_{sat} - (-V_{ramp})] = 0$$

Calculate  $V_{Ramp}$ :

$$-V_{ramp} + \frac{R_2}{R_2+R_3} V_{sat} + \frac{R_2}{R_2+R_3} V_{ramp} = 0$$

$$V_{ramp} \left[ \frac{R_2}{R_2 + R_3} - 1 \right] = \frac{-R_2}{R_2 + R_3} V_{sat}$$

$$-V_{ramp} \left[ \frac{R_3}{R_2 + R_3} \right] = \frac{-R_2}{R_2 + R_3} V_{sat}$$

$$-V_{ramp} = \frac{-R_2}{R_3} V_{sat}$$

Similarly, When schmitt Trigger o/p is at  $-V_{sat}$

$$V_{ramp} = \frac{-R_2}{R_3} (-V_{sat})$$

The peak to peak Amp of Triangular wave given by

$$V_o(P-P) = +V_{ramp} - (-V_{ramp})$$

$$= \frac{-R_2}{R_3} (-V_{sat}) - \left( \frac{-R_2}{R_3} V_{sat} \right)$$

$$\text{A.K.T} \quad |V_{sat}| = |-V_{sat}|$$

$$V_o(P-P) = \frac{R_2}{R_3} [V_{sat}] + \frac{R_2}{R_3} V_{sat} = \frac{2R_2}{R_3} V_{sat}$$

$$\text{Then } V_o(P-P) \text{ given by } \frac{-1}{R_1 C_1} \int_0^{T/2} -V_{sat} dt$$

$$V_o(P-P) = \frac{-1}{R_1 C_1} [-V_{sat}] (T/2)$$

$$= \frac{V_{sat} \cdot (T)}{2 R_1 C_1}$$

$T = \frac{2 V_o(P-P) R_1 C_1}{V_{sat}}$


Sub,  $V_o(P-P)$

$$T = \frac{2 \left( \frac{2R_2}{R_3} V_{sat} \right) R_1 C_1}{V_{sat}} = \frac{4R_2}{R_3} R_1 C_1$$

$$T = \frac{1}{f}$$

$$f_0 = \frac{R_3}{4(R_2 R_1 C_1)} \rightarrow \text{frequency of Oscillations.}$$

## fundamentals of Log Amplifiers:



$$I_0 = I = e^{v/(\eta V_T - 1)}$$

$I_F = I$  = Diode Current

$v$  = Diode v<sub>th</sub>g

$$V_T = v_{th}g \quad \text{eq. Temp.} \quad k = 8.62 \times 10^{-5} \text{ ev}/\text{K}$$

$$\begin{aligned} \eta &= 2 \quad \text{for Si} \\ &= 1 \quad \text{for Ge} \end{aligned}$$

$$I_F \ll e^{v/\eta V_T}$$

$$I_F = I_0 \cdot e^{v/\eta V_T}$$

exponentially

We know that forward current increases with respect to bias (v) then

$$I_F = I_0 e^{v/\eta V_T}$$

Take log on both sides.

$$\ln(I_F) = \ln(I_0 e^{v/\eta V_T})$$

$$= \ln(I_0) + \ln e^{v/\eta V_T}$$

$$\ln \left[ \frac{I_f}{I_0} \right] = \frac{V}{\eta V_T}$$

$$V = \eta V_T \ln \left( \frac{I_f}{I_0} \right)$$

This Eq<sup>n</sup> for Diode.

The Eq<sup>n</sup> for Transistor given

$$I_C = \alpha I_S (e^{V_{BE}/V_T} - 1)$$

$$\frac{I_C}{I_S} = (e^{V_{BE}/V_T} - 1)$$


$$\ln \left( \frac{I_C}{I_S} \right) = \ln e^{V_{BE}/V_T}$$

$$V_{BE} = V_T \cdot \ln \left( \frac{I_C}{I_S} \right) \quad \text{--- ① Basic Eq<sup>n</sup> Transistor}$$

Modified

Temperature Compensation


Network:



Temperature


Compensated

Log Amplifier:



Stability

Consideration:




Antilog Amplifiers:

Antilog Amplifiers are classified into two Types

- 1) Using Diode
- 2) Using Transistor.

Basic Antilog Amplifier:



At Node (A):

$$V_A = 0.$$

At Node (B):

$$V_B = 0.$$

The Current flowing through Diode is If then  
If  $= I_0 e^{V_{in}/n V_T}$  ————— ①

As op-Amp ip current is 0, but Current "I"  
must be equal to If.

$$I = If = \frac{V_B - V_O}{R_f} = \frac{-V_O}{R_f} \quad \text{———— ②.}$$


Equating ① = ②

$$\frac{-V_O}{R_f} = I_0 e^{V_{in}/n V_T}$$

$$V_O = (-I_0 R_f) e^{V_{in}/n V_T}.$$

$$V_o = -V_{ref} \cdot e^{V_{in}/nV_T}$$

$$V_{ref} \approx I_0 R_f.$$



At Node A :  $V_A = 0$

At Node B :  $V_B = 0$

The Current through Transistor is  $I_c$

$$I_c = I_s \cdot e^{V_{BE}/V_T}$$

$$V_{BE} = V_{in}$$

$$I_c = I_s \cdot e^{V_{in}/V_T} \quad \text{--- (1)}$$

$$I = I_c = \frac{V_B - V_o}{R_f} = \frac{-V_o}{R_f} \quad \text{--- (2)}$$

Equate (1) & (2)

$$\frac{-V_o}{R_f} = I_s \cdot e^{V_{in}/V_T}$$

$$V_o = -I_s R_f e^{V_{in}/V_T}$$


$$= -V_{ref} \cdot e^{V_{in}/V_T}$$

$$\boxed{V_{ref} = I_s \cdot R_f}$$

Temperature Compensated Antilog Amplifier:

Let  $V_{ltg}$  at non-inverting terminal of  $V_x$  of OPAMP

$$A_1, V_1, V_x.$$



$$v_x = \frac{R_2}{R_1 + R_2} v_{in}$$

$$v_x = \frac{R_2}{R_1 + R_2} v_{in}$$

The o/p vltg is given by  $v_{o1} = v_x - v_{f1}$

$$\text{W.K.T} \quad v_{f1} = \eta V_T \ln \left( \frac{I_f}{I_0} \right)$$

$$v_{o1} = \frac{R_2}{R_1 + R_2} v_{in} - \eta V_T \ln \left( \frac{I_f}{I_0} \right) \quad \text{--- (1)}$$

$$v_{o1} = -v_{f2}$$

$$v_{f2} = \eta V_T \ln \left( \frac{I_f}{I_0} \right) \quad \text{--- (2)}$$

$$I_f = I = \frac{v_o - v_B}{R_f} = \frac{v_o}{R_f}$$

$$I_f = I_{ref.}$$

then  $v_{o1} = -\eta V_T \ln \left( \frac{v_o}{I_0 R_f} \right) \quad \text{--- (3)}$

$$v_{in} \left[ \frac{R_2}{R_1 + R_2} \right] - \eta V_T \ln \left( \frac{I_{ref.}}{I_0} \right) = -\eta V_T \ln \left( \frac{v_o}{R_f I_0} \right)$$

$$v_{in} \left[ \frac{R_2}{R_1 + R_2} \right] = \eta V_T \left[ \ln(I_{ref.}) - \ln I_0 \right] - \ln \left[ \frac{v_o}{R_f} + \ln(I_0) \right]$$

$$\therefore V_{in} \left( \frac{R_2}{R_1 + R_2} \right) = \eta V_T \ln \left( \frac{I_{ref} \cdot R_F}{V_0} \right) = -\eta V_T \ln \left( \frac{V_0}{I_{ref} \cdot R_F} \right)$$

$$V_0 = I_{ref} \cdot R_F \cdot e^{\frac{V_{in} R_2}{\eta V_T (R_1 + R_2)}}$$

Multivibrator Using Op-Amp:



\* Multivibrators are important group of applications.  
CKT that are used in Timing

\* Multivibrators non-sinusoidal waveforms generators.

i) Monostable Multivibrator

ii) Astable Multivibrator

Monostable Multivibrator:



Wave for pulse width (T) :

Low pass CKT  $v_i$  = Initial value of v<sub>tg</sub>.

$v_f$  = Final value of v<sub>tg</sub>.

$$v_o = v_f + (v_i - v_f) e^{-t/RC} \quad \text{--- (1)}$$

For Monostable,  $v_f = -v_{sat}$   $v_i = v_{d1}$

$$v_c = -v_{sat} + (v_{d1} + v_{sat}) e^{-t/RC}$$

But at  $t = T$

$$v_c = -\beta v_{sat}$$

$$-\beta v_{sat} = -v_{sat} + (v_{d1} + v_{sat}) e^{-T/RC}$$

$$v_{sat}(1 - \beta) = (v_{d1} + v_{sat}) e^{-T/RC}$$

$$e^{-T/RC} = v_{sat}(1 - \beta) / (v_{d1} + v_{sat})$$

$$T = RC \ln \left[ \frac{v_{d1}/v_{sat} + 1}{1 - \beta} \right]$$



$$\beta = \frac{R_2}{R_2 + R_1} \quad v_{sat} \gg v_{d1} \quad \& \quad R_1 = R_2 \quad \beta = 0.5$$

$$T = RC \ln \left( \frac{1}{1 - 0.5} \right) = RC \ln(2) = RC \cdot 0.69$$

Astable

Multi vibrator

Using OP-Amp :



\* The o/p vltg ( $v_o$ ) at  $+v_{sat}$ . The F/B vltg called Upper threshold voltage ( $V_{UT}$ ) is given by

$$V_{UT} = \frac{R_1 (+v_{sat})}{R_1 + R_2}$$

$$V_{LT} = \frac{R_1 (-v_{sat})}{R_1 + R_2}$$

Derivation of frequency of Oscillation:  
The freq. of Oscillation is time it takes capacitor to charge from  $V_{UT}$  to  $V_{LT}$

$$V_c(t) = V_{max} + (V_{initial} - V_{max}) e^{-t/T}$$

where  $V_c(t) \rightarrow$  Instantaneous vltg across cap.

$V_{initial} \rightarrow$  Initial vltg.

$V_{max} \rightarrow$  vltg. towards which cap is charging

$$V_{UT} = V_{sat} + (V_{LT} - (+v_{sat})) e^{-T_1/R_{FC}}$$

$$(V_{LT} - V_{sat}) e^{-T_1/R_{FC}} = V_{UT} - V_{sat}$$

$$-T_1 = R_{FC} C \ln \left[ \frac{V_{sat} - V_{UT}}{V_{sat} - V_{LT}} \right]$$

$$T_1 = R_{FC} C \ln \left[ \frac{1 - V_{LT}/V_{sat}}{1 - V_{UT}/V_{sat}} \right]$$

at  $T = 2T_1$

$$= 2 \left[ R_{FC} C \ln \left( \frac{V_{sat} - V_{LT}}{V_{sat} - V_{UT}} \right) \right].$$

$$f_0 = \frac{1}{2 R_{FC} C \ln \left( \frac{V_{sat} - V_{LT}}{V_{sat} - V_{UT}} \right)}.$$

$$f_0 = \frac{1}{2R_F C \ln \left[ \frac{V_{sat} - R_1(-V_{sat}) / R_1 + R_2}{V_{sat} - R_1(V_{sat}) / R_1 + R_2} \right]}$$



$$= \frac{1}{2R_F C} \ln \left[ V_{sat} \left( 1 + \frac{R_1}{R_1 + R_2} \right) \Big/ V_{sat} \left( 1 - \frac{R_1}{R_1 + R_2} \right) \right]$$

$$f_0 = \frac{1}{2R_F C} \ln \left[ \frac{2R_1 + R_2}{R_2} \right]$$

### COMPARATOR:

- \* A comparator is CKT which compare signal vltg applied at one i/p of OP-Amp with known ref. voltage at other i/p.
- \* It is basically open-loop op-Amp with o/p  $\pm V_{sat}$ .

Transfer characteristics





### Classification of Comparators:

- \* There are basically 2 types of comparator



1. Non-Inverting Comparator

2. Inverting Comparator



Non-Inverting Comparator / Basic Non-inverting Comparator





### Practical Non-Inverting Comp:



### Inverting Comparator / Basic Inverting Comparator:





### Practical CKT:



## Applications:

1. Zero crossing Detector
2. Window Detector
3. Time - Marker Generator
4. phase Detector.

### Zero - Crossing Detector:



### Window Detector:






Fig: 3 - level Comparator with LED indicator.

$I(p(V_{OH}))$	Yellow LED3	Green LED2	RED LED1
Less than 3V	ON	OFF	OFF
Btw 3 and 6V	OFF	ON	OFF
Greater than 6V	OFF	OFF	ON


Time Marker Generator:



o/p and o/p Waves:



## Phase Detector:



### Definition:

- \* The phase angle between two voltages can be measured using CKT. Both voltages are converted into spikes and time interval between pulse spikes of one ip and that of other is measured.
- \* The time interval is proportional to phase difference.

## UNIT - IV

# Active Filters; ANALOG MULTIPLIERS AND

## MODULATORS :

### Design and Analysis of Butterworth Active Filter:

\* The various types of filters used in practice which approximately produce ideal response are :


1. Butterworth filters.
2. Chebyshev filter
3. Cauer filters.

### Design Steps for the First Order Low pass Butterworth filter:

\* The first order Lowpass Butterworth filter is realised by RC circuit used along with an op-Amp used in non-inverting Configuration.

\* This is also called "One pole Low pass Butterworth filter."

\* The Resistance  $R_f$  and  $R_i$  decide the gain of filter in pass band.



## Design Steps :

1. choose cut off frequency,  $f_H$ .
2. choose Capacitance  $C$  usually between 0.001 and 1μF.  
Generally, it is selected as 1μF or less than that. For better performance, mylar or tantalum Capacitors are selected.
3. Now the RC circuit,  $f_H = \frac{1}{2\pi RC}$ .  
Hence as  $f_H$  and  $C$  are known, calculate value "R".  
The  $R_f$  and  $R_i$  can be selected depending on req. gain in pass band.

$$A_F = 1 + \frac{R_f}{R_i}$$

## Analysis of filter Circuit:

The impedance of capacitor  $C$  is  $-jX_C$  where  $X_C$  is the capacitive reactance given by  $X_C = \frac{1}{2\pi f C}$ .  
By the potential divider rule, the voltage at the non-inverting input terminal A which is voltage across capacitor  $C$  is given by.

$$V_A = \frac{-j X_C}{R - j X_C} \cdot V_{in}$$

$$V_A = \frac{-j \left[ \frac{1}{2\pi f C} \right]}{R - j \left[ \frac{1}{2\pi f C} \right]} \cdot V_{in} = \frac{-j}{2\pi f R C - j} \cdot V_{in}$$

$$= \frac{V_{in}}{1 - \frac{j}{2\pi f R C}}$$

$$\text{but } -j = \frac{1}{j} \quad \frac{-1}{j} = j$$

$$V_A = \frac{V_{in}}{1 + j 2\pi f R C} \quad \text{--- (1)}$$

As OP-Amp is non-inverting

$$V_o = \left( 1 + \frac{R_f}{R_i} \right) V_A \quad \text{--- (2)}$$

$$V_o = \left( 1 + \frac{R_f}{R_i} \right) \frac{V_{in}}{1 + j 2\pi f R C}$$

$$\frac{V_o}{V_{in}} = \frac{A_F}{1 + j(f/f_H)} \quad \text{--- (3)}$$

Where  $A_F = \left( 1 + \frac{R_f}{R_i} \right)$  = Gain of filter in pass band --- (4)

$$f_H = \frac{1}{2\pi R C} = \text{High cut off freq of filter} \quad \text{--- (5)}$$

f = operating freq.

$$\left| \frac{V_o}{V_{in}} \right| = \left| \frac{V_o}{V_{in}} \right| \angle \phi$$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{A_F}{\sqrt{1 + (f/f_H)^2}} \quad \text{--- (6)} ; \quad \phi = \tan^{-1} \left( \frac{f}{f_H} \right) \quad \text{--- (7)}$$

The phase angle  $\phi$  is in degrees.

Eq (6) describes behaviour of low pass filter.

1. At very low frequencies,  $f \ll f_H$ .

$$\left| \frac{V_o}{V_{in}} \right| \approx A_F \text{ i.e., constant.}$$

2. At  $f = f_H$ ,


$$\left| \frac{V_o}{V_{in}} \right| = \frac{A_F}{\sqrt{2}} = 0.707 A_F \text{ i.e., } 3 \text{ dB down to level}(A_F)$$

3. At  $f > f_H$ .

$$\left| \frac{V_o}{V_{in}} \right| < A_F$$


- \* Thus for Range  $0 < f < f_H$ , gain almost constant equal to  $f_H$  which high cutoff frequency.
- \* At  $f = f_H$  gain reduces to 0.707 i.e., 3 dB down from  $A_F$ . and frequency increases than  $f_H$ , gain decreases at rate of 20 dB/decade.
- \* The rate 20 dB/decade means decrease of 20 dB/gain per 10 time change in frequency. The same rate can be expressed as 6 dB/octave i.e., decrease of 6 dB per two time change in frequency.

- \* The frequency ( $f_H$ ) is called Cut-off frequency, break frequency [-3 dB freq] or Corner frequency.



Second Order Low pass Butterworth Filter:  
 In case of Second Order filter, the gain rolls off at rate of 40 dB/decade. Thus ~~slope~~ slope of freq. response after  $f = f_H$  is  $-40 \text{ dB/decade}$  for second order R.F.


Low pass filter.



3

Analysis of filter Circuit:  
For deriving expression for cut-off freq, let us see  
Laplace Transform method.

The s/P RC network can be represented in L.T.



$$\text{Now } I_1 = I_2 + I_3 \quad \dots \quad (1)$$

$$\frac{V_{in} - V_1}{R_2} = \frac{V_1 - V_0}{(1/sC_2)} + \frac{V_1 - V_A}{R_3} \quad \dots \quad (2)$$

using potential divider Rule, we can write:

$$V_A = V_1 \left[ \frac{1/sC_3}{R_3 + 1/sC_3} \right] \quad \dots \quad (3)$$

$$V_A = \frac{V_1}{1 + sR_3C_3} \quad \dots \quad (4)$$

$$V_1 = V_A (1 + sR_3C_3)$$

Sub Eq(2) for solving  $V_A$ , we get.

$$\frac{V_{in} - V_A (1 + sR_3C_3)}{R_2} = \frac{V_A (1 + sR_3C_3) - V_0}{(1/sC_2)} + \frac{V_A (1 + sR_3C_3) - V_A}{R_3}$$

$$\frac{V_{in}}{R_2} + V_0(sC_2) = V_A \left[ \frac{(1 + sR_3C_3)}{R_2} + sC_2 (1 + sR_3C_3) + \frac{1 + sR_3C_3}{R_3} - \frac{1}{R_3} \right]$$

$$\frac{V_{in}}{R_2} + V_0(sC_2) = V_A \left[ \frac{R_3 (1 + sR_3C_3) + R_2 R_3 sC_2 (1 + sR_3C_3) + R_2 (1 + sR_3C_3) - R_2}{R_2 R_3} \right]$$

$$\therefore (R_3 V_{in} + V_0 s R_2 R_3 C_2) = V_A \left[ (1 + s R_3 C_3) (R_3 + R_2 R_3 C_2 s + R_2) - R_2 \right]$$

$$V_A = \frac{R_3 V_{in} + V_0 s R_2 C_2 R_3}{(1 + s R_3 C_3) (R_3 + R_2 R_3 C_2 s + R_2) - R_2} \quad \text{--- (5)}$$

$$V_0 = A_F V_A \quad \text{--- (6)} \quad \left( \because A_F = 1 + \frac{R_F}{R_1} \right)$$

and  $V_A$  = The vltg at Non-inverting Terminal

$$V_0 = A_F \left\{ \frac{R_3 V_{in} + V_0 s R_2 R_3 C_2}{(1 + s R_3 C_3) (R_3 + R_2 R_3 C_2 s + R_2) - R_2} \right\}$$

$$\frac{A_F R_3 V_{in}}{(1 + s R_3 C_3) (R_3 + R_2 R_3 C_2 s + R_2) - R_2} = V_0 \left[ 1 - \frac{s R_2 R_3 C_2}{(1 + s R_3 C_3) (R_3 + R_2 R_3 C_2 s + R_2) - R_2} \right]$$

$$A_F R_3 V_{in} = V_0 \left[ (1 + s R_3 C_3) (R_3 + R_2 R_3 C_2 s + R_2) - R_2 - s R_2 R_3 C_2 \right]$$

$$\frac{V_0}{V_{in}} = \frac{A_F}{s^2 + \frac{s(R_3 C_3 + R_2 C_3 + R_2 C_2 - A_F R_2 C_2)}{R_2 R_3 C_2 C_3} + \frac{1}{R_2 R_3 C_2 C_3}} \quad \text{--- (7)}$$

$$\frac{V_0(s)}{V_{in}(s)} = \frac{A}{s^2 + 2\zeta\omega_n s + \omega_n^2} \quad \text{--- (8)}$$

$A$  = Overall Gain

$\zeta$  = Damping of system


$\omega_n$  = Natural frequency of oscillation.

Compare (7) and (8).

$$\omega_n^2 = \frac{1}{R_2 R_3 C_2 C_3} \Rightarrow f_H = \frac{1}{2\pi \sqrt{R_2 R_3 C_2 C_3}} \quad \text{--- (10)}$$

$$\frac{V_o}{V_{in}} = \left| \frac{V_o}{V_{in}} \right| \angle \phi.$$

$$\frac{V_o}{V_{in}} = \frac{AF}{\sqrt{1 + (f/f_H)^4}}.$$



### Design Steps:

1. Choose cut off frequency  $f_H$ .
2. The design can be simplified by selecting  $R_2 = R_3 = R$  and  $C_2 = C_3 = C$  and choose value "c" less than (or) equal to  $1 \mu F$ .
3. Calculate value  $R$  from Eq^n.


$$f_H = \frac{1}{2\pi\sqrt{R_2 R_3 C_2 C_3}} = \frac{1}{2\pi R C}$$

4. As  $R_2 = R_3 = R$ ;  $C_2 = C_3 = C$  the pass band voltage gain  $A_F = (1 + R_f/R_1)$  of sec order low pass filter has to be equal to 1.586.

High pass Butterworth filter:

First Order High pass filter performs opposite function & \* The high pass filter. This CKT can be obtained by low pass filter. the Resistor & Capacitor in LPF.

- \* The frequency at which gain is 0.707 times gain of filter in pass band is called Low-cut-off frequency



Analysis:

\* The impedance of capacitor  $-jX_C = -j\left(\frac{1}{2\pi f C}\right)$  where  $f \rightarrow \text{op-amp}$  i.e., operating freq.

By vltg divider Rule, op-potential of non-inverting Terminal of op-Amp is

$$V_A = V_{in} \left( \frac{R}{R-jX_C} \right) \quad \text{--- (1)}$$

$$V_A = V_{in} \left[ \frac{R}{-jX_C \left( \frac{R}{-jX_C} + 1 \right)} \right] \quad \text{taking } -jX_C \text{ outside.}$$

$$\text{As } \frac{-1}{j} = \dot{j} \quad ; \quad \frac{-1}{jX_C} = \frac{\dot{j}}{X_C} = \frac{\dot{j}}{\sqrt{2\pi f C}} = j2\pi f C. \quad \text{--- (2)}$$

$$V_A = V_{in} \left[ \frac{-R/jX_C}{-R/jX_C + 1} \right]$$

$$= V_{in} \left[ \frac{j2\pi f RC}{1+j2\pi f RC} \right]$$

$$V_A = V_{in} \left[ \frac{j(f/f_L)}{1+j(f/f_L)} \right] \quad \text{--- (3)} \quad \left( \because f_L = \frac{1}{2\pi RC} \right).$$

Now for op-Amp in non-inverting Configuration

$$V_o = V_A \cdot A_F. \quad \text{--- (4)}$$

$$A_F = \left( 1 + \frac{R_F}{R_1} \right) = \text{Gain of op-Amp in passband}$$

$$\text{Sub (3) in (4)} \Rightarrow V_o = A_F V_{in} \left[ \frac{j(f/f_L)}{1+j(f/f_L)} \right]$$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{A_F (f/f_L)}{\sqrt{1+(f/f_L)^2}}$$

? Low frequencies i.e.,  $f < f_L \Rightarrow \left| \frac{V_o}{V_{in}} \right| < A_F$

$$2) f = f_L$$


$\left| \frac{V_o}{V_{in}} \right| = 0.707 A_F$  i.e., 3 dB down from level of A.F.

3) At  $f > f_L$  i.e., high frequencies, 1 can be neglected compared to  $(f/f_L)$  from denominator.

$$\left| \frac{V_o}{V_{in}} \right| = A_F \text{ i.e., constant.}$$

For the freq,  $f < f_L$  the gain increases till  $f = f_L$  at rate of +20 dB/decade.

Hence slope is +20 dB/decade.




### Second Order High pass

The Second Order High pass Butterworth filter produces a gain roll off at rate of 40 dB/decade in stop Band.

This can be obtained by interchanging of R and C in Second Order LPF.

ButterWorth filter:



The voltage Gain magnitude eq<sup>n</sup> for second order

high pass filter is

$$\left| \frac{V_o}{V_{in}} \right| = \frac{A_F}{\sqrt{1+(f_L/f)^4}} \quad \text{--- ①}$$

Where  $f = I/P$  freq in Hz.

$$f_L = \text{Lower cut off freq in Hz} = \frac{1}{2\pi\sqrt{R_2 R_3 C_2 C_3}}$$

If  $R_2 = R_3 = R$  and  $C_2 = C_3 = C$

$$\text{then } f_L = \frac{1}{2\pi R C}$$

$A_F = \text{Pass band Gain}$

~~= 1.586 to ensure second  
order butterworth response~~



$$R_F = 0.586 R_1$$

Band pass filter:

\* The band pass filter basically a frequency Selector.  
It allows one particular band of frequencies to pass.

\* Thus pass band is between two cut-off frequencies  $f_H$  and  $f_L$  where  $f_H > f_L$ .

\* The pass band which is between  $f_H$  and  $f_L$  is called Band Width of filter denoted as B.W.



$$\boxed{BW = f_H - f_L} \quad \text{--- ①}$$

\* The freq. at centre of pass band is Centre freq. ( $f_c$ )

\* The Gain is maximum at  $f_c$  and denoted as


$A_{FT}$  called Total pass band Gain.

\* There are two types of Band pass filter which are classified based on "figure of Merit" or "Quality factor".


i) For  $Q < 10$ , the bandpass filter is called wide band pass filter. In this type, the bandpass is wide and we get large BW. The Response is below (a)

ii) For  $Q > 10$ , the bandpass filter is called narrow band pass filter. The bandpass is very narrow and BW is very small. Higher value of  $Q$ , narrower is passband and more selective is the filter.

\* The Gain roll off for  $f < f_L$  is +20 dB/decade while  $f > f_H$  is -20 dB/decade.



a) Wide band pass filter.



b) Narrow Band pass filter.

For wide band pass filter, the centre freq is

$$f_C = \sqrt{f_L f_H} \quad \text{--- (2)}$$

The Relationship between  $Q$  and 3 dB BW with  $f_C$  is

$$Q = \frac{f_C}{\text{BW}} = \frac{f_C}{f_H - f_L} \quad \text{--- (3)}$$

Wide Band Pass filter:

The wide band pass filter can be realised by simply cascading high pass filter and LPF.

If both high pass & low pass filter are of first order, the gain roll off in both stop bands are  $\pm 20$  dB/decade. and wide Band P.F is of 1st order.




Fig: Wide Band Pass Filter.

For wide band pass Response,  $f_H$  must be greater than  $f_L$ . The voltage gain expression for two sections are reproduced here for convenience.

$$\left| \frac{V_o}{V_{in}} \right| = \frac{A_F}{\sqrt{1 + (f/f_H)^2}} \quad \text{... Low pass.}$$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{A_F (f/f_L)}{\sqrt{1 + (f/f_L)^2}} \quad \text{High pass.}$$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{A_{FT} (f/f_L)}{\sqrt{\left[1 + (f/f_L)^2\right] \left[1 + (f/f_H)^2\right]}} \quad (4)$$

Where  $A_{FT}$  = Total pass band gain.

$f = \omega_{lp}$  frequency in Hz.

$f_L$  = Lower cut-off frequency in Hz.

$f_H$  = Higher cut-off frequency in Hz


$$A_{FT} = A_1 A_2 \quad \text{--- (5)}$$

Where  $A_1$  = Gain of high pass section

$A_2$  = Gain of low pass section.

\* The frequency response shown such in fig below.

Pass filter is



Narrow Band Pass Filter: The filter uses only one pass

\* The narrow pass band against two by wide band features.


Op-Amp filter. It has following feedback paths.

1. It has two feedback paths.

2. The OP-Amp is in the inverting configuration.

\* Due to two Feedback paths, it is called the

Multiple Feedback filter.



\* From the fig, the i/p applied to inverting i/p Terminal Thus, op-Amp is in Inverting Configuration. The  $R_3$  connected to non-inverting i/p terminal is offset compensating Res.

Note :

For Simplifying calculations choose  $C_1 = C_2 = C$ .

$$R_1 = \frac{Q}{2\pi f_c C A_F} \quad \text{--- (6)}$$

$$R_2 = \frac{Q}{2\pi f_c C (2Q^2 - A_F)} \quad \text{--- (7)}$$

$$R_3 = Q / \pi f_c C \quad \text{--- (8)}$$

$$A_F = \frac{R_3}{2R_1} = \text{gain at } f_c \quad \text{--- (9)}$$

The gain  $A_F$  must satisfy eq<sup>n</sup>  $A_F < 2Q^2$  --- (10)

Changing centre freq ( $f_c$ ):


Let  $f_c$  = Original freq.

$f'_c$  = New centre frequency.

$$R_2' = R_2 \left( \frac{f_c}{f_c'} \right)^2$$

\* This is important advantage of multiple feedback CKT, that  $f_c$  can be changed without changing Gain AF (or)

Band Width



### Band Elimination filter:

\* This filter is also called as Band Stop filter or Band Reject Filter. The Action of this filter is exactly opposite to Band pass Filter.

\* The elimination filters are two Types.

1. Wide Band Reject filter.

2. Narrow Band Reject filter.


\* The FOM [ $Q$ ] for narrow band filter is greater than 10. In its frequency response, it shows notch, hence

Called as Notch filter.

\* The BW of the Notch filter is very small as compared to wide band Reject filter.

### Wide Band Reject filter:

\* Similar to Wide band pass filter, this filter also consists of high pass and low pass filter sections. Additionally, it consists of Summing Amplifier.



The have satisfactory operation of filter, if has to satisfy following two conditions.

1. The low cut-off frequency,  $f_L$  of high pass filter must be greater than high cut-off freq,  $f_H$  of LPF. The pass band gain of both high pass and low pass sections must be equal.


The design of overall filter is based on individual section.

design of various summing Amp can be set to 1 for simplicity and thus

$$R_2 = R_3 = R_u = R \quad \text{--- (1)}$$

$$R_{\text{comp}} = R_2 \parallel R_3 \parallel R_u = \frac{R}{3} \quad \text{--- (2)}$$

Both high pass & low pass sections provide attenuation in stop band between  $f_H$  and  $f_L$ . For  $f < f_H$ , it is due to LPF, while for  $f > f_L$  the due to HPF.



The Centre frequency,  $f_c$  given by.

$$f_c = \sqrt{f_H f_L}$$

Narrow Band Reject filter [Notch filter]

\* The name of filter i.e., Notch filter is due to characteristic shape of its frequency Response curve. The Stop Band of filter is very narrow.

\* The passive circuit used to obtain the notch filter is twin "T" Network as shown below.




Fig: TWIN - T - Network

\* It consists of two "T" Networks. One consists of two Capacitors and one resistor. Another consists of two resistors and one capacitor.

\* The Notch out freq is freq at which max. attenuation occurs. This given by

$$f_N = \frac{1}{2\pi RC}$$

\* The value of Q i.e., FOM for passive notch is very low, hence active notch filter which uses twin "T" network is preferred in practice.






Fig: Active notch filter.

To eliminate the specific notch frequency,  $f_N$  choose Capacitor "C" less than or equal to  $1\mu F$ . Then cal value of R using Eq<sup>n</sup> ③. The components designed should have precise filter.



(a) Ideal




b) practical.

## All Pass filter:

\* When Signals are Transmitted Over the Transmission lines, there is change in their phase. To compensate for such phase change, all pass filters are used.

\* Hence all pass filters are used. Hence all pass filters are also called as  $R_F = R_I$  Delay equalizers / phase correctors.



### Analysis:

Let us see superposition principle to obtain exp for Terminal o/p  $V_{O1}$  ( $V_0$ ). Assume ilp to non-inverting terminal zero. The CKT acts as inverting Amp.

$$V_{O1} = -\frac{R_F}{R_I} V_{in}$$

$$V_{O1} = -V_{in} \quad (\because R_F = R_I) \quad \text{--- (1)}$$

Assume ilp to inverting Terminal zero, CKT acts as Non-Inv

$$V_{O2} = \left(1 + \frac{R_F}{R_I}\right) V_A$$

$$V_{O2} = 2 V_A \quad (\because R_F = R_I) \quad \text{--- (2)}$$

By potential divider rule,  $V_A$  can be obtained

$$V_A = V_{in} \left[ \frac{-jX_C}{R - jX_C} \right]$$

$$-jX_C = -j \left[ \frac{1}{2\pi f C} \right] = \left( \frac{1}{j2\pi f C} \right) \quad \text{as } -j = \frac{1}{j}$$

$$V_A = V_{in} \left[ \frac{1/j2\pi fC}{R + 1/j2\pi fC} \right]$$

$$V_A = V_{in} \left[ \frac{1}{1 + j2\pi fRC} \right] \quad \text{--- (3)}$$

Sub (3) in (2)

$$V_{O1} = 2 V_{in} \left[ \frac{1}{1 + j2\pi fRC} \right] \quad \text{--- (4)}$$

Hence total o/p vltg is

$$\begin{aligned} V_0 &= V_{O1} + V_{O2} \\ &= -V_{in} + 2 V_{in} \left[ \frac{1}{1 + j2\pi fRC} \right] \\ &= V_{in} \left[ -1 + \frac{2}{1 + j2\pi fRC} \right] \end{aligned}$$


$$\frac{V_0}{V_{in}} = \frac{1 - j2\pi fRC}{1 + j2\pi fRC} \quad \text{--- (5)}$$

The Magnitude of T/F

$$\left| \frac{V_0}{V_{in}} \right| = \frac{\sqrt{1 + (2\pi fRC)^2}}{\sqrt{1 + (2\pi fRC)^2}} = 1. \quad \text{--- (6)}$$


$$\phi = -2 \tan^{-1} \left[ \frac{2\pi fRC}{1} \right] \quad \text{--- (7)}$$

Fig: Phase shift between  $\frac{V_0}{V_{in}}$  and  $V_{in}$ .



# Balanced Modulator (IC 1496)

\* In this Transistor  $Q_7$  &  $Q_8$  are constant current sources.  $Q_1, Q_5, Q_2$  from one differential Amp &  $Q_3, Q_4, Q_6$  form another Diff. Amp. The constant current sources supply equal amount of current to 2 Diff. Amp. The carrier signal is applied in phase as biasing signal for Diff. Amp.




\* The modulating signal applied to bases  $Q_5$  and  $Q_6$ . Then transistors are connected in current paths to differential Transistor, and therefore will vary Amplitude of current in accordance with modulating Signal.

\* The currents in  $Q_5$  and  $Q_6$  will be  $180^\circ$  out of phase with each other. As the current  $Q_5 (\uparrow)$  current through  $Q_6 (\downarrow)$  and vice versa.

### Sample and Hold Circuits:

\* Four basic Sample and hold circuits as shown. In these JFET is used as switch. During sampling time JFET switch turned ON, the holding capacitor charges up to level of analog input  $V_{Itq}$ .



\* The above fig. shows open loop architecture of sample and hold CKT. Remaining fig. shows closed loop architecture of sample and hold CKT.

\* Open loop type Sample and hold CKT are faster than closed loop types which have delayed o/p Fed back to o/p buffer.

\* There are three principle factors that will control acquisition time.

→ These factors are :

i. RC time constant where  $R \approx r_{ds(\text{ON})}$  i.e., ON Res of JFET and  $C$  is holding capacitance ( $C_H$ )

2. Maximum o/p current, which can be source/sink by operational amplifier.

### 3. Slew Rate of Op-Amp.




Fig (b)

The charge level/charge  
switching Amplifier

\* The above fig offers some advantage over that fig (a) in terms of acquisition time since  $r_{ds(\text{ON})}$  of JFET switch is inside F/B of loop  $A_1$  and  $A_2$ . It's acquisition time is limited by max. o/p current & slew rate rather than RC time constant.




fig (c).

\* The above fig performs in fashion similar to fig (b), but it offers additional gain. The vltg Gain of ckt  $A = 1 + (R_F/R_1)$ . Therefore, sampled o/p vltg equal to sampled o/p vltg multiplied by vltg gain factor of  $1 + \left(\frac{R_F}{R_1}\right)$ .





fig (d) :

\* The above offer two Advantages.. The faster Capacitor Time. This bcz Charging rate provides shorter acquisition vltg at inverting s/p terminal of  $A_2$  equal to  $V_C$  divide open Loop gain of  $A_2$ .

Performance Parameters of S/H Circuits:



## Acquisition Time (tac):

\* It is time required for holding capacitor  $C_H$  to charge up to level close to op-amp v<sub>tg</sub> during sampling. It depends on three factors.

1. RC time constant

2. Maximum Output Current of OP-Amp.

3. Slew rate of OP-Amp

Aperture Time ( $\Delta t_{ap}$ ): Because of propagation delays through driver and switch,  $v_o$  will keep tracking  $v_i$ , some time after inception of hold command. This is aperture Time.

Aperture Uncertainty ( $\Delta \Delta t_{ap}$ ): It is variation in aperture time from sample to sample. Due to aperture uncertainty it is difficult to compensate aperture time by advancing hold command.

Holding mode Settling Time ( $t_s$ ): After application of hold command, it takes certain amount of time for  $v_o$  to settle within specified error band, such as 1%, 0.1%, 0.01%. This hold mode settling time.

Hold Step: Because of parasitic switch capacitance at time of switching between sample to hold mode, there is unwanted T/F of charge b/w switch driver and  $C_H$ . This changes capacitor v<sub>tg</sub>s & hence op-amp v<sub>tg</sub>. These changes op-amp v<sub>tg</sub> are referred to as hold step, pedestal.

error and Sample to hold offset.

$$\Delta V_o = \frac{\Delta Q}{C_H} \quad \text{--- ①}$$

Feedthrough:

- \* In the hold mode, bcz of Stray Capacitance across switch, there is small amount of a.c coupling between  $V_o$  and  $V_i$ . This ac coupling causes o/p vltg to vary with variation in i/p vltg. This is referred to as feedthrough and it given as

$$\Delta V_o \cong \frac{C_{ds}}{C_H} \Delta V_i \quad \text{--- ②}$$

\* Where  $C_{ds}$  is Stray Capacitance btw drain & source JFET.

→ Feedthrough is usually expressed in terms of feedthrough rejection Ratio (FRR) given as


$$\text{FRR} = 20 \log_{10} \frac{\Delta V_i}{\Delta V_o}$$

Applications:

1. Digital Interfacing.
2. Analog to Digital Converter CKT
3. pulse modulation system.
4. In Reset - stabilised Op-Amps
5. In Analog demux.
6. In storage of o/p of mux btw updates in data distribution system.

## Write short note on four Quadrant Multiplier.

\* A circuit that functions in all four quadrant of operations and generates the product of two IIP voltages irrespective of polarity of its IIP signals is referred as four quadrant multiplier. It is designed in monolithic form. Schematic Arrangement of four quadrant multiplier is illustrated below.



\* When voltage  $V_A$  is applied as i/p to CKT and processed which then result in generation of intermediate voltages  $V$  across  $Q_X$  and  $Q_Y$ . Any non-linearity signal involved within  $V_A$  in generating  $V$  is inverse of non-linearity related with base-emitter junctions of  $Q_5 - Q_6$  and  $Q_7 - Q_8$ .

\* Therefore, o/p voltage  $V_{out}$  of CKT is proportional to linear multiplication of two i/p's. The  $R_A$  and  $R_B$  are called emitter degeneration Resistor. The function of these resistor is to convert i/p vltgs into linear differential currents  $I_A$  and  $I_B$ .

\* Thus, the Differential currents  $I_A$ ,  $I_B$  given by

$$I_A = \frac{V_A}{R_A} ; I_B = \frac{V_B}{R_B} \quad \text{--- (1)}$$

\* In order to get linear conversion of Voltage to current, the value of  $R_A$  and  $R_B$  should be selected such that.

$$\text{i)} R_A \ggg \frac{V_T}{I_1} \quad \text{ii)} R_B \ggg \frac{V_T}{I_2}$$

\* The o/p vltg,  $V_{out}$  of above circuit given by.

$$V_{out} = R_L \left[ (I_6 + I_7) - (I_5 + I_8) \right] \quad \text{--- (2)}$$

And

$$\frac{I_6}{I_3 + I_8} = \frac{I_5}{I_3 - I_8} = \frac{I_1 + I_A}{2I_1}$$

$$I_6 = (I_3 + I_B) (I_1 + I_A) / 2I_1 \quad \text{--- (3)}$$

And Also

$$\frac{I_8}{I_3 + I_B} = \frac{I_7}{I_3 - I_B} = \frac{I_1 - I_A}{2 I_1}$$

$$I_8 = \frac{(I_3 + I_B)(I_1 + I_A)}{2 I_1} \quad \text{--- (5)}$$

$$I_7 = \frac{(I_3 - I_B)(I_1 - I_A)}{2 I_1} \quad \text{--- (6)}$$

$$I_5 = \frac{(I_3 - I_B)(I_1 + I_A)}{2 I_1} \quad \text{--- (4)}$$

By substituting eqn ③, ④, ⑤ and ⑥ in ② we get

$$V_{out} = R_L \left[ \frac{I_1 I_3 + I_3 I_A + I_1 I_B + I_A I_B + I_1 I_3 - I_3 I_A}{2 I_1} - \frac{I_1 I_B + I_A I_B}{2 I_1} \right] - \left( \frac{I_1 I_3 + I_3 I_A - I_1 I_B - I_A I_B + I_1 I_3 - I_3 I_A}{2 I_1} + \frac{I_1 I_B - I_A I_B}{2 I_1} \right) = R_L \left[ \frac{4 I_A I_B}{2 I_1} \right]$$

$$V_{out} = 2 R_L \left[ \frac{I_A I_B}{I_1} \right]$$

As  $I_A$  and  $I_B$  linearly proportional to  $V_A$  and  $V_B$  by using eqn ①  $V_{out}$  can be written

$$V_{out} = k, V_A \cdot V_B$$

$$\text{Where } K = \frac{2R_L}{\Delta T_1(R_A R_B)}$$

usually, the  $K$  value is chosen as 0.1f.

$$\textcircled{3} \quad \delta^T = \frac{(\Delta T - \delta T) \cdot g^T \cdot \Delta T}{g^T \cdot \Delta T}$$

$$\textcircled{4} \quad \delta^T = \frac{(\Delta T + \delta T) \cdot g^T \cdot \Delta T}{g^T \cdot \Delta T}$$

\* \* \* \* \*  $\textcircled{3}$  &  $\textcircled{4}$  both  $\textcircled{3}, \textcircled{4}, \textcircled{5}$  are probabilities of

$$\left. \begin{aligned} \delta^T = \delta^T \cdot \delta^T + \delta^T \cdot \Delta T + \Delta T \cdot \delta^T + \Delta T \cdot \Delta T + \delta^T \cdot \Delta T \\ \delta^T \cdot \Delta T + \Delta T \cdot \delta^T \end{aligned} \right\} \delta^T = 300V$$

$$\begin{aligned} \delta^T = \delta^T \cdot \delta^T + \delta^T \cdot \Delta T + \delta^T \cdot \Delta T + \Delta T \cdot \delta^T + \delta^T \cdot \Delta T \\ \delta^T \cdot \Delta T = \delta^T \cdot \delta^T + \end{aligned}$$

$$\begin{pmatrix} \delta^T & \Delta T & \delta^T \\ \delta^T & \Delta T & \delta^T \\ \delta^T & \Delta T & \delta^T \end{pmatrix} \delta^T = 300V$$

$$\begin{pmatrix} \delta^T & \Delta T & \delta^T \\ \delta^T & \Delta T & \delta^T \\ \delta^T & \Delta T & \delta^T \end{pmatrix} \delta^T = 300V$$

bias AV of the temperature sensor (plastic) is bias voltage due to the ambient temp and bias voltage of the op-amp power supply is AV due to the ambient temp.

$$\delta^T = AV + RV \cdot \delta^T = 300V$$

## UNIT - V


TIMERS AND PHASE LOCKED Loops:

Introduction to 555 timer:


\* In most of industries, operations are scheduled according to specific time requirements. In process industry, raw material is proposed in different stages. In each stage raw material is processed for particular time period.

\* For example, processor may be heating process and heat may be applied for 5 minutes. There are no. of applications where event must be delayed for specific delay periods.

Functional Diagram:



a) PIN Diagram.




Fig' Block Diagram of IC 555 Timer.

Monostable

Multivibrator

Using

IC 555 :




The IC 555 timer can be operated as Monostable multivibrator by connecting an external resistor and capacitor as show above.

### Operation:

\* The flip flop is initially set i.e.,  $Q$  is high. This drives  $Q_d$  in Saturation. The Capacitor discharges completely and voltage across it near by zero. The o/p at pin 3 low.

When Trigger ilp a voltage low going pulse applied, then ckt state remaining unchanged till trigger  $V_{TRG}$  is greater than  $\frac{1}{3} V_{CC}$ . When it becomes less than  $\frac{1}{3} V_{CC}$ , then comp - 2 o/p goes high.

This reset flip flop so  $Q_d$  goes low,  $\bar{Q}$  goes high. Low  $Q$  makes transistor through  $R$ . Hence capacitor starts charging



The rectangular wave produced by o.p. and the pulse width of rectangular pulse controlled by charging time of capacitor. This depends on time constant R.C. Thus R.C controls pulse width. The waveforms shown above.

### Derivation of pulse width:

The voltage across capacitor increases exponentially

$$V_C = V (1 - e^{-t/RC})$$

$$V_C = \frac{2}{3} V_{CC}$$

$$\frac{2}{3} V_{CC} = V_{CC} (1 - e^{-t/RC})$$

$$\frac{2}{3} - 1 = -e^{-t/RC}$$

$$-t/CR = -1.0986$$

$$t = 1.1 CR$$

Where  $C \rightarrow$  Farads  $R \rightarrow$  ohms  $t \rightarrow$  in seconds.

Thus we can say Vtg across capacitor will reach  $\frac{2}{3} V_{CC}$  in approximately 1.1 times  $RC$ .

$$W = 1.1 RC$$

### Applications :

#### 1. Frequency Divider:

W.K.T in monostable multivibrator, application of trigger pulse give t.v. going pulse on o.p. The same Ckt can be used as freq. divider if timing interval adjusted

to be longer than period of  $\text{V}_{\text{pp}}$  signal.

The below fig. shows monostable multivibrator as divider by 2 - CKT.






Fig : Input - Output waveforms of monostable multivibrator as divide by 2 circuit.

## 2. pulse width Modulation :

The below fig shows pulse width Modulator. It is basically monostable multivibrator with modulating i/p signal applied at control voltage (Pin 5).

Internally, control voltage adjusted to the  $2/3 \text{ V}_{\text{cc}}$ . Externally applied modulating signal changes control voltage and hence threshold voltage level of Upper Comparator. As a result time period required to charge Capacitor upto threshold voltage level changes.





### 3. Linear Ramp Generator:

When capacitor is charged with constant current source then linear ramp is obtained. This concept used in linear Ramp Generator. This CKT shown below.





Fig: Linear Ramp Generator

- \* The CKT is used to obtain constant current  $I_C$  is Current mirror CKT, using Q and D. The  $I_C$  charges Capacitor "C" at constant rate towards  $+V_{CC}$ .
- \* But when voltage at pin 6 i.e., capacitor voltage becomes  $(2/3 V_{CC})$ , comparator makes internal Q<sub>1</sub> ON within no time. But while discharging  $V_C$  becomes  $1/3 V_{CC}$ .
- \* Second Comparator Q<sub>1</sub> OFF ; C starts it charging again As discharging time of capacitor is very small, Time period of ramp assumed practically same as that of charging time of capacitor.

$$T = \frac{V_{CC} C}{3 I_C} \text{ sec.}$$

Where  $I_C$  = charging current =  $\frac{V_{CC} - V_D}{R} = \frac{V_{CC} - V_{BE}}{R}$





$$f = \frac{1}{T} = \frac{3 I_C}{V_{CC} \cdot C} \text{ Hz.}$$



#### 4. Missing pulse Detector:



The below fig shows CKT diagram for missing pulse detector. When slg is at GND level (0V), the Emitter diode of  $T_1$  f/b and clamps capacitor voltage ( $V_C$ ) to 0.7V.

If slg again goes low before 555 completes its timing cycle, total voltage across  $+V_{CC}$  is reset 0.7V.



## 5. Pulse Position Modulation (PPM)

\* In PPM, amplitude & width of pulses are kept constant, while the position of each pulse with ref to position of reference pulse is changed according to instantaneous sampled value of modulating



\* The CKT diagram consists of Differentiator & monostable multivibrator. The ip to differentiator is PWM waveform. The diff. generates +ve & -ve spikes corresponding to PWM waveform.

### Astable Multivibrator:

\* The fig. shows IC 555 connected as an astable multivibrator. The threshold ip connected to trigger ip. Two external resistance RA, RB and capacitor (C) is used in CKT





Fig: Astable operation of 555.

The CKT has no stable state. The CKT changes its state alternately. Hence operation is also called free running Non-sinusoidal Oscillator.

### Operation :

\* When flip flop set,  $Q$  is high which drives  $Q_d$ . Capacitor voltage is rising but trigger voltage  $V_{cc}/3$  and charging path total resistance in time constant is  $(R_A + R_B) C$ . Arrows and thick path is  $(R_A + R_B)$ , the charging path is shown by thick path while discharging less than  $V_{cc}/3$ . Total resistance in time constant is  $(R_A + R_B) C$ .

2/3 V<sub>CC</sub>


### Applications:


#### 1. Square Wave Generator:

It can be observed from the expression of duty cycle that in astable operation exact 50% duty cycle is not possible to achieve. To get exactly 50% duty cycle i.e., square wave op it is necessary to modify the astable timer circuit.

The modified astable CKT used to obtain the square wave op shown.

In modified CKT, capacitor  $C$  charges through  $R_A$  and diode D and discharges through  $R_B$ . To obtain square wave (50% duty cycle)  $R_B$  adjusted such that it equal to summation of  $R_A$  & fwd Res of D.






## 2. Voltage Controlled Oscillator (VCO):

\* It is basically an Astable Multivibrator circuit with variable Control Voltage.

\* We know that internally set Voltage at control voltage terminal is  $\frac{2}{3} V_{CC}$ . In this ckt the control voltage is externally set by potentiometer.

\* If control voltage is increased, capacitor will take more time to charge and discharge and therefore frequency will decrease. On otherhand, if control voltage is decreased the capacitor will take less time to charge and discharge, increasing freq of o/p s/g.

\* Thus by varying control voltage we can change the frequency.



## FSK Generator:

\* Binary code consists of 1's & 0's

It can be transmitted by shifting carrier frequency. One fix frequency  $f_{LP}$  represents one and other represents zero.

\* This type of transmission is called Frequency shift keying Technique.

\* When Logic 1,  $T_1 \rightarrow \text{OFF}$ , 555 timer works in astable mode. The freq of o/p waveform can be

$$f_o = \frac{1.45}{(R_1 + 2R_2) C}$$


\* When  $i_{LP}$  low,  $T_1 \rightarrow \text{ON}$  and connects  $R_p$  in parallel with  $R_1$ . With connecting effective  $R_{left}$  becomes  $R_1 \parallel R_p$  and o/p freq is now given by.

$$f_o = \frac{1.45}{[(R_1 \parallel R_p) + 2R_2] C}$$

## Astable Multivibrator with Variable Duty Cycle:

Generally, astable mode IC 555 is used to obtain duty cycle between 50% to 100%. But if duty cycle less than 50% is required, the CKT can be modified as below.

The CKT is similar to square wave generator, but instead of connecting diode across fixed  $R_B$  it is



across combination of variable  $R_2$  and  $R_3$ .

The Resistance  $R_2$  variable and it can be added to  $R_1$  or  $R_3$  to change charging and discharging resistance. Thus Variable duty cycle can be achieved.

The changing time for Capacitor is,

$$T_c = (R_1 + \text{part of } R_2) 0.693 C$$

The discharging Time for Capacitor is,

$$T_d = (R_3 + \text{Remaining part of } R_2) 0.693 C$$

$$T = T_c + T_d = 0.693 [R_1 + R_2 + R_3] C$$

$$f = \frac{1}{T} = \frac{1.44}{(R_1 + R_2 + R_3) C}$$

Astable Multivibrator with Variable Duty Cycle:

\* Generally, astable mode of IC 555 used to obtain duty cycle b/w 50% to 100%. But if duty cycle less than 50% required, the CKT can be modified.

The charging Time for cap is


$$T_c = (R_1 + \text{part of } R_2) 0.693 C$$

The discharging Time is

$$T_d = (R_3 + \text{Remaining part of } R_2) 0.693 C$$

$$T = T_c + T_d = 0.693 C [R_1 + R_2 + R_3]$$


$$f = \frac{1}{T} = 1.44 / (R_1 + R_2 + R_3) C$$



## Schmitt Trigger: using 555-Timer

The i/p is given to pins 2 and 6 which are tied together. pins 4 and 8 are connected supply voltage  $+V_{CC}$ . The common point of two pins 2 and 6 is externally biased at  $V_{CC}/2$  through the resistance  $R_1$  and  $R_2$ . Generally  $R_1 = R_2$  to get  $V_{CC}/2$ . The upper comparator will trip at  $\frac{2}{3} V_{CC}$  while lower comparator at  $\frac{1}{3} V_{CC}$ . The  $R_1$  and  $R_2$  provide bias centred within these two thresholds.

The frequency of square trigger can operate with i/p freq upto 50KHz.



## PLL - Introduction:

A phase locked loop basically closed loop system designed to lock o/p freq and phase to frequency & phase of ilp signal. It is commonly abbreviated as PLL

The PLL first introduced in its discrete form early 1930's. The high cost of realizing PLL in discrete form limited its use earlier.

PLL's are available as inexpensive monolithic ICs. They are used in applications such as freq. synthesis, freq modulation / Demodulation, AM detection, FSK detection etc.

Block Schematic of PLL and principles. and Descriptive  
of Individual block:


The block diagram consists of

1. phase Detector

2. Low pass filter.

3. Error amplifier.

4. Voltage Controlled Oscillator (VCO)



\* The phase detector compares ilp freq ( $f_s$ ) with the  $f_o$  and generates an olp slg which is function of difference between the phase of two ilp signals. The olp slg of phase detector is dc voltage.


\* A VCO is oscillator CKT in which frequency of the oscillation can be controlled by an externally applied Voltage. The VCO provides linear relationship between the applied voltage and oscillation frequency. Applied voltage is called Control voltage.

\* When Control voltage is zero, VCO is free-running mode and its olp freq is called Centre frequency.

\* The action, commonly known as Capturing, continues till olp freq of VCO is same as ilp slg frequency. Once two frequencies are same the CKT is said to be locked. In locked condition, phase detector generates a constant dc level which required to shift olp freq of VCO from centre freq to ilp freq.

### 565 PLL:

\* Where  $R_1$  and  $C_1$  are an external resistor and capacitor connected to pin 8 and pin 9, respectively. The values  $R_1$  and  $C_1$  are adjusted such that free running frequency will be at centre of ilp Range.



The value of  $R_1$  restricted from  $2k\Omega$  to  $20k\Omega$ , but capacitor can have value. A  $C_2$  connected between pin 7 and +ve supply (pin 10) forms first order LPF with an interval resistance of  $3.6k\Omega$ .

The Lock Range and Capture range for IC 565 PLL is given by Eq<sup>n</sup> is :

$$f_L = \pm \frac{8f_0}{V} \text{ Hz} \quad \text{--- (1)}$$

Where  $f_0 \rightarrow$  free running freq VCO in Hz.

$$V = +v - (-v) \text{ volts.}$$

$$f_C = \pm \left[ \frac{f_L}{2\pi(3.6k)C_2} \right]^{1/2} \quad \text{--- (2)}$$

$C_2 \rightarrow \text{Farads.}$

The centre frequency PLL is determined by free running frequency of VCO is given as

$$f_0 = 1.2 / 4R_1C_1 \text{ Hz} \quad \text{--- (3).}$$

## PLL - Applications :

1. Frequency Multiplier:





Fig: Block diagram of Freq. Multiplier.




Typical Connection for freq. Multiplier.

\* The block diagram, the divide by N - Network, is inserted between VCO output (PIN-4) and phase comparator input (PIN-5). Since o/p of divider is locked to i/p frequency  $f_i$ , the vco actually running at multiple of i/p frequency.

\* Therefore in locked state, vco o/p freq  $f_o$  given by

$$f_o = N f_i \quad \text{--- (1)}$$

frequency      Synthesizer:



$$f_{VCO} = (N/M) f_{osc.}$$

\* The PLL can be used as basis for freq. synthesizer that can be produce precise series of freq. that are derived from stable crystal controlled oscillator.

\* The block diagram similar to the frequency multiplier circuit except that divided by M - Network added to i/p of phase lock loop. The freq. of crystal controlled oscillator network to produce divided by integer factor  $M$  by divider freq  $f_{osc}/M$  where  $f_{osc} \rightarrow$  freq of crystal controll oscillator

\* When PLL is locked in on the divided-down oscillator frequency, we will have

$$f_{osc}/M = f_{VCO}/N \quad \text{so that}$$

$$f_{VCO} = (N/M) f_{osc}$$

### 3. FM - Demodulator:




Fig: PLL as FM detector

\* The PLL can be very easily used as FM detector. When PLL is locked in on FM signal, VCO frequency follows the instantaneous frequency of the FM signal, error voltage (or) VCO control voltage is proportional to derivation of ilp frequency from centre frequency.

\* Therefore AC - component of voltage (or) control VCO will represent true replica of modulating voltage at Transmitter. that is applied to FM Carrier.

\* If the product of modulation frequency ( $f_m$ ) and frequency deviation exceeds  $(\Delta f_c)^2$ , the VCO will not be able to follow the instantaneous frequency variations of FM signal.

### 4. Frequency Shift Keying (FSK) Demodulator:

\* It is similar to PLL demodulator for analog FM signals except for addition of comparator to produce a reconstructed digital output signal.




Fig: FSK - Demodulator

$$V_{C1} = (f_1 - f_0) / k_v \text{ and.}$$

$$V_{C2} = (f_2 - f_0) / k_v \text{ respectively.}$$

The difference between two control voltage levels will be  $\Delta V_c = (f_2 - f_1) / k_v$ .

### AM - Detection:





Fig: PLL Used as AM - demodulator.

\* A PLL can be used to demodulate AM signals. The PLL is locked to carrier frequency of incoming AM signal. Once locked the o/p freq of VCO is same as carrier frequency, but it is in unmodulated form.

\* The modulated signal with  $90^\circ$  phase shift & unmodulated carrier from o/p of PLL are fed to multiplier. Since VCO o/p is always  $90^\circ$  out of phase with incoming AM slg under locked condition, both slgs applied to multiplier are same phase. The LPF at o/p of multiplier rejects high frequency components and gives demodulated output.

## frequency Translation:



\* The frequency Translation means shifting freq of an oscillator by small factor.

\* It consists of mixer, LPF and PLL. The ilp freq (fs) applied to mixer. Another ilp mixer. Another ilp which has to be shifted by vltg of VCO, fo.

\* Therefore o/p of mixer contain sum and difference sig (fo ± fs). The LPF o/p rejects (fo + fs) and gives (fo - fs)

$$fo - fs = f_1$$

$$fo = fs + f_1$$

\* By adjusting offset freq  $f_1$  we can shift freq of oscillator to desired value.

## Applications of VCO:

1. FM Modulation
2. Signal Generation (Triangular / square wave)
3. Function Generator
4. Frequency Shift Keying i.e., PSK demodulator.

5. In Frequency Multiplier:
6. Converting low freq sig such as EEG and EKG into audio freq range sigs.
7. Tone Generation

## UNIT - VI

### DIGITAL TO ANALOG AND ANALOG TO DIGITAL CONVERTERS :

#### Introduction :




Fig : Typical A/D and D/A converter Applications.

\* Most of information carrying signals such as Vltg, Current, charge, Temp available in analog form. Moreover, development in microprocessor Technology has made it compulsory to process data in digital form.


\* Since digital system such as microprocessor use binary system of one's and zero's we have to convert signal from analog form to digital.

\* On the other hand, D/A converter used when binary equivalent analog voltage must be converted to some current. The system to be controlled required Analog signal. Hence in between computer & system to be controlled the D/A converter.

## Basic DAC Techniques:

### 1. Binary Weighted Resistor D/A Converter:

The binary weighted resistor DAC uses OP-Amp to sum  $n$ -binary weighted currents derived from Ref voltage ( $V_R$ ) via current scaling resistors.  $2R, 4R, 8R, \dots, 2^n R$  as shown.



Binary Weighted Resistor DAC

When digital input is logic-1, it connects corresponding resistor to Ref. voltage  $V_R$ ; otherwise it leaves resistor open.

$$\text{For ON-Switch} \quad I = \frac{V_R}{R} \quad \text{--- (1)}$$

$$\text{OFF-Switch} \quad I = 0. \quad \text{--- (2)}$$

$$I_T = I_1 + I_2 + I_3 + \dots + I_n \quad \text{--- (3)}$$

$$V_O = -I_T R_f = -(I_1 + I_2 + I_3 + \dots + I_n) R_f \quad \text{---}$$

$$= - \left[ b_1 \frac{V_R}{2R} + b_2 \frac{V_R}{4R} + b_3 \frac{V_R}{8R} + \dots + b_n \frac{V_R}{2^n R} \right] R_f$$

$$= -\frac{V_R}{R_f} \left[ b_1 2^{-1} + b_2 2^{-2} + \dots + b_n 2^{-n} \right] \quad \text{--- (4)}$$

When  $R_f = R$ , then  $V_o$  is


$$V_o = -V_R (b_1 2^{-1} + b_2 2^{-2} + \dots + b_n 2^{-n}) \quad \text{--- (5)}$$

Draw Backs:

1. Wide Range of resistor values are required. For 8-bit DAC resistors are required  $2^1 R, 2^2 R, 2^3 R, \dots, 2^8 R$ . Therefore largest resistors is 128 times the smallest one.
2. This wide range of resistor value has restrictions on both ends. It is impracticable to fabricate large values of resistor in IC, and voltage drop across such large resistor due to bias currents also affects accuracy.

Inverted R/2R Ladder D/A Converter [current steering mode] D/A Converter

This avoids resistance spread drawback of binary weighted D/A converter. The below fig shows R/2R ladder DAC.



$$I_1 = \frac{V_R}{2R} \quad \text{--- (1)}$$

$$I_2 = \frac{V_R/2}{2R} = \frac{V_R}{4R} = \frac{I_1}{2} \quad \text{---}$$

$$I_3 = \frac{V_R/4}{2R} = \frac{V_R}{8R} = \frac{I_1}{4}$$

$$I_n = \frac{V_R/2^{n-1}}{2R} = \frac{I_1}{2^{n-1}} \quad \text{--- (2)}$$


We know that  $V_o$  is given as

$$V_o = -I_T R_f \quad \text{--- (3)}$$

$$V_o = -R_f (I_1 + I_2 + I_3 + \dots + I_n)$$

$$= -R_f \left[ b_1 \frac{V_R}{2R} + b_2 \frac{V_R}{4R} + b_3 \frac{V_R}{8R} + \dots + b_n \frac{V_R}{2^n R} \right]$$

$$= -\frac{V_R R_f}{2R} \left[ b_1 2^1 + b_2 2^2 + \dots + b_n 2^n \right]$$



$$V_o = -V_R \left( \frac{1}{2} + 0 + 0 + \frac{1}{16} \right) = -0.5625 V_R = 2.8125 V.$$

\* The inverting R/2R ladder DAC works on principle of summing currents and it is also said to operate in Current Steering Mode.

## R<sub>1</sub>/2R Ladder [Voltage Switching Mode] DA Converter:

\* In this type Reference vltg applied to one of switch position and other switch position connected GND.




Fig: R<sub>1</sub>/2R. Ladder DA converter.

\* Let us consider 3-bit R<sub>1</sub>/2R Ladder DAC with binary i/p 001 as shown below.




Fig: 3-bit R<sub>1</sub>/2R Ladder DAC.

\* Reducing above Network to left by Therinien's Theorem we get




Fig: (a)




Fig (b):






Fig (c)


\* Therefore o/p voltage  $v_{RL8}$  which equivalent to binary i/p 001; For binary i/p 100 the network can be reduced as follows.




$\frac{+v_B}{2}$  (a)



(b)



(c)




(d)

∴ Therefore, o/p voltage is  $V_R|_2$ , which is equivalent to binary ilp 100.

In general, the voltage given by

$$V_o = -V_R (b_1 2^7 + b_2 2^6 + \dots + b_n 2^{-n}) .$$

IC 1408 DAC :




a) PIN Diagram

\* The 1408 is an 8-bit R|<sub>2</sub>R ladder type D/A converter compatible with TTL and CMOS logic. It is designed to use where o/p current is linear product of 8-bit digital word.

\* The IC 1408 consists of reference current amplifier, an R|<sub>2</sub>R ladder and 8-high speed current switches. It has 8 ilp datalines A<sub>1</sub>(MSB) through A<sub>8</sub>(LSB) which control position of current switches.


\* It require 2mA Current &  $V_{cc} = +5V$   $V_{ee} = -15V$ .



b) Block Diagram.

\* The o/p Current ( $I_o$ ) can given as

$$I_o = \frac{V_{ref}}{R_{14}} \left[ \frac{A_1}{2} + \frac{A_2}{4} + \frac{A_3}{8} + \frac{A_4}{16} + \frac{A_5}{32} + \frac{A_6}{64} + \frac{A_7}{128} + \frac{A_8}{256} \right]$$



Typical CKT for IC1408.

Condition 1: For binary i/p (00H):

When binary input is 00H the o/p current  $I_O$  at pin 4 is zero. Due to this current flowing through  $R_B$  (1mA) flows through  $R_F$  giving  $V_O = -5V$

Condition 2: For Binary input

When binary i/p 80H the  $I_O$  at pin 4 is 1mA.

By applying KCL at node A, we get


$$-I_B + I_O + I_F = 0$$

Values  $I_B$  &  $I_O$

$$-(1mA) + 1mA + I_F = 0$$

$$I_F = 0$$

Therefore o/p vltg zero.



Condition 3: For binary input FFH:


When binary i/p is FFH the o/p current ( $I_O$ ) at pin 4 is 2mA. By applying KCL at node A we get.

$$-I_B + I_O + I_F = 0$$

$$-1mA + 2mA + I_F = 0$$

$$\boxed{I_F = -1mA}$$

# Flash ADC (or) Parallel Comparator ADC :



The comparator give output signal is whether the input signal is above or below ref level at that instant. Those comparators remain turned OFF, representing the code resulting from this binary code by Encoder.

"1" or "0" state depending on referred above input sig, "0" state converted to otherwise "1" state.

$$\text{No. of comparators} = 2^n - 1 \quad \text{--- (1)}$$

\* As seen earlier quantization error is  $\pm \frac{1}{2}$  LSB Thus for ADC maximum frequency for sine wave  $V_{in}$  to be digitized with in an accuracy of  $\pm \frac{1}{2}$  LSB is

$$f_{max} = \frac{1}{2\pi T_c 2^n}$$

where  $f_{max}$  = Max. o/p freq


$T_c$  = Conversion Time

$n$  = no. of bits.

### Counter Type ADC :

This ADC uses DAC for A to D conversion. The o/p of DAC is continuously compared with analog o/p to ADC o/p. which is to be converted into digital binary o/p. Counter, DAC explained.

The counter type ADC consists of Comparator and AND gate operation of CKT



- \* Initially, the counter is reset by applying a reset pulse. The o/p of counter given zero by DAC. Since as digital o/p  $V_D$  is zero.

2) When analog input voltage  $V_A$  applied to ADC, it becomes greater than  $V_D$ .  $V_A$  acts as input voltage for non-inverting Terminal and  $V_D$  acts as input voltage for inverting Terminal of Comparator.

3) The above for AND gate, one input is clock pulse another input is output of comparator. Because of high O/P of comparator, clock pulses allowed to pass through AND gate.

4) The Counter starts counting these close pulses. According to no. of clock pulses O/P of counter goes on increasing. This increase O/P of DAC.

5) The above steps are continued till  $V_D$  is less than  $V_A$ .

6) As soon as DAC O/P  $V_D$  becomes greater than  $V_A$ , the Comparator O/P goes low. This disables AND gate. So clock pulse are not allowed to pass through AND gate. The Counting process of binary Counter is stopped.

Successive Approximation ADC:  
In this Technique basic idea to adjust DAC's O/P code such that O/P within  $\pm \frac{1}{2}$  LSB of Analog O/P ( $V_1$ ) to be A/D converted. The code that achieves this represents the desired ADC O/P.

The ADC successive approximation method uses very efficient code searching strategy called Binary Search. It completes Searching process for n-bit conversion in just n-clock periods.




Fig: Block Diagram

\* The Searching Code process in successive approximation method similar to Weighing an unknown material with balance scale and set of standards weight. Let us assume that we have 1kg, 2kg, & 4kg wt (SAR) plus a balance scale.

\* The diagram of block and the waveforms. The Vin applied at one i/p of comparator. On receiving start of conversion signal successive approximation register sets 3-bit binary code  $100_2$  ( $b_2=1$ ) as an i/p of DAC.

\* The dark line the waveforms shows getting 8 bits for i/p  $V_{ITQ} 5.2V$ , on basis of comparison. It can be seen from fig, that one clock pulse is required for successive approximation register to compare each bit.

\* However an additional clock pulse is usually required to reset the register prior to performing conversion.




Fig: Illustration of Conversion process

$$T_c = T(n+1) \quad \text{--- (1)}$$

Where  $T_c \rightarrow$  Conversion Time


$T \rightarrow$  clock period

$n \rightarrow$  no. of bits.

### Dual Slope ADC:

Dual slope conversion is an indirect method for Dual slope ADC where an Analog voltage and Reference voltage are converted into time periods by an integrator and then measured by counter.

The following figure shows typical dual slope converter circuit. It consists of Ramp Generator, Comparator, binary Counter, Output latch and Reference voltage. The ramp generator i/p switched between Analog i/p  $v_i$  &  $-V_{REF}$ .






Fig: Integrator o/p voltage.

At  $t=0$ , Analog switch "S" connected to Analog i/p voltage ( $v_i$ ) so that Analog i/p vltg integration begins

$$V_{oi} = \frac{-1}{R_1 C_1} \int_0^t v_i dt = \frac{-v_i t}{R_1 C_1} \quad \text{--- (1)}$$

The integrator o/p ramp down to voltage ( $v$ ) & get back up to "0". Therefore charge vltg equal to discharge voltage and we can write,

$$\frac{v_i t_1}{R_1 C_1} = \frac{v_R t_2}{R_1 C_1}$$

$$t_2 = \frac{v_i t_1}{v_R} \quad \text{--- (2)}$$

$$\text{Digital o/p} = \left[ \frac{\text{counts}}{\text{second}} \right] t_2 \quad \text{--- (3)}$$

But from eq<sup>n</sup> (2)

$$\text{Digital o/p} = \left[ \frac{\text{counts}}{\text{second}} \right] t_1 \left( \frac{v_i}{v_R} \right) \quad \text{--- (4)}$$

D's Advantage :

\* Its speed is Low.

## Advantage:

1. It is highly Accurate
2. Its cost is low.
3. It is immune to Temperature caused variation in  $R_1$  and  $C_1$

## DAC and ADC Specifications:

Resolution: The resolution of converter is smallest change in voltage with which may be produced at o/p (or i/p) at converter.

\* For Eg: 8 bit DAC has  $2^8 - 1 = 255$  equal intervals. Hence the smallest change in o/p vltg is  $(1/255)$  of full scale o/p range.

$$\text{Resolution in volts} = \frac{V_{FS}}{2^n - 1} = 1 \text{ LSB increment}$$

\* The Resolution of ADC defined as smallest change in Analog i/p for one bit change as o/p.

## Linearity:

The Linearity of ADC/DAC is an important measure of its accuracy and tells us how close the converter o/p is to its ideal T/F characteristics.




Fig: Linearity error for 3-bit.

Accuracy: Absolute accuracy is maximum deviation between actual converter o/p and ideal converter o/p. Relative Accuracy is max. deviation after gain and offset errors have been removed.

Monotonicity: A monotonic DAC is one whose analog o/p increases for an increase in digital input. The below fig represents T/F curve for non monotonic DAC, since o/p decreases when i/p code change from 001 to 010.

A Monotonic characteristic is essential in control application. Otherwise oscillations can result. In successive approximation ADC's a non-monotonic characteristic may lead to miss code.




Fig: A Non-Monotonic 3-bit DAC

Settling Time: The most imp dynamic parameter is Settling Time. It represent time it takes for o/p to settle within specified band  $\pm (\gamma_2)$  LSB of its final value following code change at i/p. It depends upon switching time of logic circuitry due to internal parasitic capacitance & inductance.

\* Settling Time range from 10ns to 10μs depending on word length and type of circuit used.

Stability: The performance of converter changes with TEMP, age and power supply variations. So all relevant parameters such as offset, gain, linearity error and Monotonicity must be specified over full Temperature and power supply vltg.

### AD574A [12-bit ADC] Specification:

\* The AD574A is complete 12-bit ADC which requires no external components to provide complete successive approximation Analog-to-digital conversion function.

Parameter	Value
Resolution	12-bit
Linearity Error.	±1 LSB
Temperature Range	0-70°C
Analog Input Range.	-5 to 5V
Power Supply	
V <sub>Logic</sub>	+4.5 to +5.6
V <sub>cc</sub>	+11.4 to +16.5
V <sub>EE</sub>	-11.4 to -16.5
Power Dissipation.	390mW (Typical); 725mW (max)
Internal Reference Voltage	9.98 to 10.02
Maximum conversion Time.	35 μs
Operating Current: I <sub>Logic</sub>	30-40 mA
I <sub>cc</sub>	2-5 mA
I <sub>EE</sub>	18-30 mA.